

Exhibit 26

Am7971A

Compression Expansion Processor
(CEP with image bit-boundary processing)

Am7971A

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- Image preserving compression and expansion of two-tone image using run-length (one-dimensional) coding and relative element address (two-dimensional) coding.
- Compatible with internationally accepted CCITT Group III and IV (Recommendations T.4 and T.6) image compression standards.
- Image bit-boundary operations.
- High performance of 1 to 12 MHz pixel rates with 3, 5, and 8MHz clock.
- CPU bus and optional local Document Store Bus with on-chip DMA. The CEP can address up to 18Mbytes on each bus.
- Handles four memory buffers: source and destination buffers for both the compressor and expander.
- Full duplex mode for simultaneous compressor and expander operations with each processor independently programmable.
- On-chip error detection to catch data corruptions and support for easy error recovery.
- 46 user programmable registers allow for very easy and highly flexible system implementation. Includes:
 - Programmable page width (up to 16K pels), frame width and top, left and right margins.
 - Optional Express mode during compression and Granularity mode during expansion for vertical resolution conversion.
 - Programmable K parameter.
 - Optional Wraparound mode.
 - Transparent mode.

GENERAL DESCRIPTION

The Am7971A Compression Expansion Processor (CEP) with Image Bit-Boundary Processing capability is a high performance peripheral which compresses and expands two-tone bit mapped images or documents in accordance with internationally accepted CCITT standards. These fully image preserving algorithms reduce storage requirements and data transmission time for systems handling bit-mapped data.

The Am7971A is a functionally enhanced version of the Am7971 offering improved negative compression and error recovery performance. The Am7971A can replace the Am7971 in existing systems, without board/system/timing alterations.

The Am7971A performs one-dimensional Modified Huffman (MH) run-length coding as well as two-dimensional Modified READ (MR/MMR) relative coding as specified in CCITT Recommendations T.4 and T.6 for Group III and Group IV compatible equipments. The typical compression ratio for the eight CCITT test documents is 5:1 to 50:1.

The compressor and expander operate not only in full duplex mode but each processor can be independently programmed for one-dimensional encoding/decoding, two-dimensional encoding/decoding, or transparent data transfer.

Equipped with an on-chip error detection mechanism, the Am7971A detects data corruptions by checking for illegal codes, negative run-lengths and incorrect line lengths.

Furthermore, its architecture allows for error recovery with minimal CPU intervention.

With 46 user programmable registers, standard Am8086-like microprocessor bus interface, dual bus architecture and on-chip DMA the Am7971A offers tremendous system flexibility and ease of implementation. After initialization the Am7971A will operate with minimal CPU overhead. Its status is available through polled registers and exception conditions may be signalled using an external interrupt.

Document page width is programmable up to 16K picture elements (pels). Programmable frame width enable windowing features and programmable top, left and right margins allow image boundaries to be left blank.

Optional express mode allows one line to be skipped after every 'nth' line to accelerate compression ($n = 1$ to 255). On the expansion side, the granularity option allows the processor to duplicate every mth line ($m = 1$ to 7).

In two-dimensional mode, the programmable K-parameter ($k = 1$ to 255 and infinity) defines the number of lines to be encoded in 2-D coding sequence before a 1-D line is inserted. For error free environments (Group 4) $K = \text{infinity}$ allows for maximum compression.

The CEP can address up to 18 Mbytes of memory on each bus and two buffers (source and destination) on both the compressor and expander. Starting address, buffer length and current address for image and coded data are stored in internal registers independently for both the compressor and expander.

| Publication # | Rev. | Amendment |
|-----------------------|------|-----------|
| 09681 | 5 | 70 |
| Issue Date: July 1988 | | |




Figure 2. Am7971A Pinout for Leadless Chip Carrier (LCC)

Figure 3. Am7971A Pinout for Plastic Leaded Chip Carrier (PLCC)




Figure 1. Am7971A Block Diagram


| RELATED AMD PRODUCTS | |
|----------------------|--------------------------|
| Part No. | Description |
| Am7971A EVAL | Am7971A Evaluation Board |

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations to stock on newly released configurations, and to obtain additional data on AMD's standard military grade products.

| Device Number/Description | Valid Combinations |
|---------------------------|--------------------|
| AM2911A-3 | G, J |
| AM2911A-5 | G, J, L, C |
| AM2911A-8 | G, J, C |

PIN DESCRIPTION

CLK Clock (Input)
The clock controls most of the CEP's internal operations and determines the rate of its data transfers. The clock input accepts a TTL voltage level. The input signals CS, HLDA, RD, and WR, can make transitions independent of the CEP clock (asynchronous operation).

RESET (Input)
RESET is an asynchronous, active-high input which initializes the CEP to an idle state. This input must be driven High for at least four clock cycles. The hardware reset initializes the internal state machine, the DMA, and the interrupt controller. Then it starts a software reset on the expander and compressor.

VCC
Power supply input. Connect to +5 V.

VSS
Ground (GND) input. Connect to 0 V.

SYSTEM BUS CONTROL SIGNALS

A0-A7 Lower Address Outputs/Internal Register Address Inputs (Bidirectional)

A8-A15 Lower Address (Three-state Outputs)
When the CEP is not in control of the system bus (HRQ and HLDA Low = Slave Mode), the CS input is Low, A1-A7 are used as input address lines to access the CEP's internal registers. During this time, the address lines A8-A15 are ignored by the CEP. The input addresses on A1-A7 are attached by the rising edge of RD or WR. In the Bus Master mode (HRQ and HLDA High) A8-A15 are unresolvable non-multiplexed outputs. They are used to address internal memory transactions. The data output of any address A8-A15 is defined by the falling edge of ALE. These lines are enabled 2 clock cycles after HREQ and HLDA = High. After the High-to-Low transition of HRQ, the A8-A15 lines will float.

AD16-AD23 Address-Data (Input/Output, Bus Three-state)

The Address-Data Bus is a time-multiplexed (in Master Mode only), bidirectional, active-high, 3-state bus used for all system bus I/O and memory transactions. The presence of a valid address during Bus Master operations is defined by the falling edge of ALE and valid data is defined by the WR and RD signals; otherwise these lines are floating. While the CEP RD outputs Low, AD16-AD23 must contain valid input data from the system while the READY input is High. When the CEP WR output is asserted Low, AD16-AD23 has valid CPU output data. When the CEP RD input is an active-low signal, HLDA Low enables the CS input and the Low AD16-AD23 are used to address lines D0-D7. They behave as input data lines when WR is asserted Low and as output data lines when RD is asserted Low. At all other times they are floating.

ALE Address Latch Enable (Output)
This active-high signal is provided by the CEP to latch the address signal AD16-AD23 into an address latch. This pin is never floated. ALE is asserted during address time when the CEP is Bus Master; otherwise it is Low. Address is defined as valid prior to the High-to-Low (trailing) transition of ALE.

CS Chip Select (Input, Active Low)
CS is an asynchronous, active-low input. A CPU or other external device uses CS to activate the CEP for reading from or writing to its internal registers. Once asserted, this signal remains active until CS goes High. It is not required to remain active for at least 100 ns. CS is ignored when the CEP is in control of the system bus.

HLDA Hold Acknowledge (Input)
HLDA is an asynchronous, active-high input indicating that the CPU has relinquished the bus and that no higher priority device has assumed bus control. HLDA is internally synchronized by the CEP. The HLDA input to the CEP can be set Low prior to HRQ (preemption). This forces the CEP to release the bus within a maximum time of 6 clock periods (assuming READY is High and no wait states).

HRQ Hold Request (Output)
Hold Request is an active-high signal used by the CEP to obtain control of the bus from the system CPU. If the HLDA input is High after the HRQ output goes High, HRQ will remain High until the CEP has completed one memory transaction. The HLDA input may go Low prior to HRQ going Low. The HRQ signal remains Low for a minimum of 2 clock cycles to allow the bus master to arbitrate for the bus. If HLDA is not asserted, HRQ can be forced Low only by a hardware reset.

INTR Interrupt Request (Output)
Interrupt Request is an active-high output used to interrupt the CPU. It is driven High whenever an exception or remaining contention exists in either the Compressor (if the Compressor interrupt Enable bit is set) or Expander (if the Expander interrupt Enable bit is set) of the CEP. The input to Low when the CPU reads the CEP Master Status Register or when the CEP is hardware reset.

RD Read (Input/Output, Active Low, Three-state)
RD is a bidirectional, active-low, 3-state signal. A low indicates that the AD16-AD23 bus is in control of the system Data Transfer. When the CEP is not in control of the system bus and the external system is transferring information from the CEP, RD is an asynchronous tri-state input used by the CEP to move data between registers and the AD16-AD23 bus. RD is an output when the CEP is Bus Master (HRQ and HLDA are both High). The CEP asserts RD when data from system memory is required.

READY (Input/Output, Three-state)
READY is a synchronous, active-high, 3-state, bidirectional signal. READY is used as an input signal when the CEP is Bus Master. In Master Mode, the CEP samples the READY line with the rising edge of T2 before RD or WR are asserted by the CEP. If READY is Low during this time, wait cycles are inserted until READY is returned High. This input must be synchronized to the CEP clock. READY is used as an output signal when the CEP is Bus Slave. After CS has been asserted by the CPU, READY is kept Low by the CEP until it is ready to respond.

WR Write (Input/Output, Active Low, Three-state)
WR is a bidirectional, active-low, three-state signal. A Low indicates that the AD16-AD23 bus is being used for a Write Data Transfer. When the CEP is not in control of the system bus and the external system is transferring information to the CEP, WR is an asynchronous tri-state input used by the CEP to move data from the AD16-AD23 bus into its internal registers. WR is an output when the CEP is Bus Master (HRQ and HLDA are both High). The CEP asserts WR when data is to be written into Main Memory.

FUNCTIONAL DESCRIPTION

I. OVERVIEW

Figure 8 shows the internal structure of the CEP. The Am7971A contains two separate buses, the System bus and the Document Store bus. One DMA Controller on the CEP chip serves both buses. DMA data transfers cannot take place on both buses at the same time, however, slave transfers can occur on the system bus while a DMA transfer is taking place on the Document Store bus. Data transfers between the Am7971A and Main Memory take place on the System bus. Data transfers between the Am7971A and the Document Store take place on the Document Store bus.

The Am7971A processes two types of data: uncompressed or image data and coded or compressed data. Image data is stored in that portion of memory called the Image Buffer. Compressed data is stored in a portion of memory called Code

Buffer. In an Am7971A system, the Code and Image Buffers are optional to the CEP and each can be located in either the Main Memory or the Document Store in any combination.

Consideration should be given to the assignment of the buffers to memory. All control information exchanges between the Am7971A and the host processor take place on the System bus. Because of the high rate of image data, it is recommended that the Image Buffer be placed in the Document Store. This way, the Image Buffer will be able to transfer data without slowing down the host system. For maximum performance, the Image Buffer should be large enough to store one uncompressed document. The Code Buffer can be placed in the Main Memory so that the CPU can access it rapidly during transmission or reception of data. Since the compressed code is considerably smaller than the image data, it does not seriously slow down the system bus and thus does not impact the CPU.




Figure 7. CEP Typical System Configuration

Figure 7 shows a typical configuration with the code buffers in the Main Memory and the image buffers in the dedicated Document Memory. All image handling devices like camera or printers are located on this bus. It can also be utilized by a host processor. The system bus only carries coded data to a host processor. In a multi-processor system, the system CPU is released from any significant task for image handling.

CEP operations consist of three phases: initialization, operation, and termination. In the first phase, the registers for the compressor or expander are initialized to specify and control the desired operation. In the second phase, the processing operation itself is started and performed. The final phase

involves terminating the selected processor and performing any actions that are appropriate to that termination.

The Am7971A contains registers to specify the starting address and assigned length of both the image buffer and the Code Buffer. The Compressor takes image data from the Image Buffer and keeps the resulting compressed data into its Code Buffer. The Expander takes compressed data from the Code Buffer and keeps the resulting uncompressed image data into its Image Buffer. In an Am7971A system, both the Compressor and the Expander are completely independent and can operate simultaneously.

In principle, the compression and expansion algorithm implemented in the CEP works with any image resolution (PELs per

DOCUMENT BUS CONTROL SIGNALS

- DAq - DAis** Document Store Lower Address Bus
The Document Store Lower Address Bus is a multiplexed, active-high, three-state bus used in transferring all local document memory transactions. When the CEP is in control of the Document Store Bus, the presence of a valid address on DAq - DAis is defined by the falling edge of DALE. When the CEP does not use the document bus for a memory transaction, these lines are floating.
- DAD15 - DAD23** Document Store Upper Address-Data Bus (Input/Output, Three-state)
The Document Store Upper Address-Data Bus is a line-multiplexed, bidirectional, active-high, three-state bus used for all local document memory transactions. The presence of a valid address during a document bus memory transaction is defined by the falling edge of DALE and the valid data is defined by the DWR and DRD signals; otherwise these lines are floating.
- DALE** Document Store ALE (Output, Three-state)
This active-high output signal is provided by the CEP to indicate address signals DAQ15 - DAQ23. When the CEP does not use the Document Store Interface for a data transfer, this pin is floating.
- DRD** Document Store Read (Output, Active Low, Three-state)
This signal indicates that the DAQ15 - DAQ23 bus is being used for a Read Data Transfer. When the CEP does not need this interface for a data transfer, the pin is floating.
- DREADY** Ready (Input)
DREADY is a synchronous, active-high input. DREADY is used as an input signal when the CEP is Bus Master. The CEP samples the DREADY line with the rising edge of T2 before DRD or DWR is asserted by the CEP. If DREADY is Low during this time, wait cycles are inserted until DREADY is returned High. This input must be synchronized to the CEP clock.
- DWR** Document Store Write (Output, Active Low, Three-state)
DWR is an active-low, three-state output signal. A Low on this pin indicates that the DAQ15 - DAQ23 bus is being used for a Document Bus write data transfer. When the CEP does not need this interface for a data transfer, the pin is floating.
- RFA** Reference Line Access (Output, Active-High)
This line indicates a reference line access in continuation with an active DRD or DWR signal. If the CEP performs a reference line access, this output is asserted High. It stays Low during all other data transactions.
- YES** Yes (Input)
This input is used for factory testing. It must be tied to Ground.






Figure 8. Am7971A Block Diagram

11. INTERFACE DESCRIPTION

The two interfaces of the CEP both consist of a 24 bit address bus and a 8 bit data bus. The 8 bit data bus is multiplexed with the upper 8 address lines. ALE/DALE is used to latch the upper part of the address; RD/WR and RD/WT are used to indicate the read or write access of the CEP. Any number of wait states can be inserted in a CEP memory access by keeping READY/READY Low. A memory access without wait-states takes 3 clock cycles.

The system interface is designed to perform an IAPX 8088 like bus arbitration for the system bus using the signals HRO and HDA. HRO is asserted when the CEP wants to perform a Master DMA access on the system bus. This request is granted by an active HDA.

The above sequence is called Master DMA because the CEP performs an independent Master DMA cycle on the system bus (see figure 8). No external DMA device is needed to supply the expander or compressor with data. The Am7871A usually performs one memory access cycle for each bus arbitration cycle. If the begin or end of an image line is not on a byte boundary (see bit boundary image processing) the Am7871A expander performs a Fixed Modulo Write operation which results in a compressed image line. In a frame picture which results in a compressed image line. The Read and Write accesses occur back to back which results in a two byte burst transfer.



Such compressed line may be identified by an End of Line (EOL) code which is the COTTI code. The COTTI code for Group 3 facsimile equipment. However, this automatic EOL insertion can be suppressed by appropriate bit settings of the Am7871A.

The COTTI recommendation T.4 for Group 3 equipment requires each coded line to have a certain minimum length. Fill bits are added by the CEP to a short line when necessary to meet this requirement. The Am7871A contains a Time Fill Register to specify the minimum line lengths (including zero).

Data is vulnerable to modification by transmission errors. When its coded data is expanded the resulting image is very different from the original image. The Am7871A contains a specified line for the number of histogram elements required by the specified paper width. If there is a discrepancy, the CPU is alerted via an interrupt.

While the CEP is busy compressing or expanding a picture, all internal registers can be accessed whenever the CEP is not busy. The system interface is used for Master DMA accesses as well as for Slave accesses to the registers. Several control signals are bidirectional (RD, WR, READY, A1-A7). These signals are 5-stalled by the CEP when it is not in Master Mode. The CEP recognizes a register access request when the CS signal is asserted. All registers are directly addressed through the address lines A1-A7 (only even addresses are used). The data transfer to and from the registers

The Am7871A has 46 registers for address pointers, parameters and status information. These registers provide a maximum of flexibility in memory management, format control and operational control over the CEP operations. They are initialized before a compression or expansion operation is started. During an expansion/compression operation, three status registers supply information about the current operation of the expander or compressor.

While the CEP is busy compressing or expanding a picture, all internal registers can be accessed whenever the CEP is not busy. The system interface is used for Master DMA accesses as well as for Slave accesses to the registers. Several control signals are bidirectional (RD, WR, READY, A1-A7). These signals are 5-stalled by the CEP when it is not in Master Mode. The CEP recognizes a register access request when the CS signal is asserted. All registers are directly addressed through the address lines A1-A7 (only even addresses are used). The data transfer to and from the registers

is channeled through AD15-AD0. CS can be kept Low for consecutive slave accesses (Block I/O Transaction).

With one exception, the registers are not directly connected to the system interface. On a Slave Access, the host system program takes care of the data transfers to and from the registers. After data is available from or successfully written into the registers, the CEP responds by asserting READY High. The response time of the CEP to these register access requests varies from register to register. READY might be suppressed between 4 to 20 clock cycles if the CEP is idle and up to 50 clock cycles if the CEP is busy. If the host system wants the slave access by driving RD or WR High before the CEP responded to the access by asserting READY High, the slave access is disregarded and no register contents are changed (CPU Program Read/Write Access Abort).

The Master Status register (MSR) supplies the host system with an overview about the current status of the compressor and the expander. Only this register is accessible without delay (4 clock cycles) providing last access to the status information in polling mode.



11. MEMORY BUFFER MANAGEMENT

The Am7871A has 46 registers for address pointers, parameters and status information. These registers provide a maximum of flexibility in memory management, format control and operational control over the CEP operations. They are initialized before a compression or expansion operation is started. During an expansion/compression operation, three status registers supply information about the current operation of the expander or compressor.

While the CEP is busy compressing or expanding a picture, all internal registers can be accessed whenever the CEP is not busy. The system interface is used for Master DMA accesses as well as for Slave accesses to the registers. Several control signals are bidirectional (RD, WR, READY, A1-A7). These signals are 5-stalled by the CEP when it is not in Master Mode. The CEP recognizes a register access request when the CS signal is asserted. All registers are directly addressed through the address lines A1-A7 (only even addresses are used). The data transfer to and from the registers

Each section of the CEP, the compressor and the expander, needs one set of source and destination buffers. Since all data is processed in buffers, the expander can expand an image from the source buffer into the destination buffer. Hence, if all data in the source buffer is compressed, the CEP terminates its operation and flags a buffer overflow condition. This software has to decide if the whole page is finished or if the operation is to be resumed to complete a page (see exception processing).

For its operation, the CEP only needs and modifies the current registers (current address, working count) and the Line Start address register. In addition to these registers an Address Hold Register (AHR) and a Count Hold Register (CHR) are provided for each buffer to maintain a copy of the initial values. The AHR stores the starting address of a buffer and the CHR stores a component of the buffer size. These registers are used to update the CAR or WCR when the source buffer is read over and over again. This feature reduces the software overhead for updating the current address pointers and counter values to an absolute minimum (Refer to the section 'Buffer Overflow' for more details).

IV. PAPER FORMAT CONTROL




Figure 11. CEP Paper Size Control




Figure 12. CEP Margin Control

Figure 11 shows that the width of a document to be processed is defined by the Paper Width Register. The width of a document during compression is determined by the source image buffer is empty. This Count Holding Register contains the number of bytes of image in the image buffer. If the source image buffer specified is smaller than the document, more processing control is required.

The simplest case is when the source image buffer length is the same length as the document (See Figure 12). In this case, the CEP is programmed to append an "end of document" code to the coded image at the end of compression. During expansion, processing continues until the end of document code (FITC for Group 3 or EOP for Group 4) is detected assuming that the destination image buffer is also large enough to hold the expanded document.

If the source image buffer for the compressor is smaller than the document, the document is processed in segments (Refer to the discussion of page fraction processing for details). During expansion of a document larger than the image buffer, the CEP stops whenever there is a destination image buffer overflow. The CPU must then empty the image buffer and resume the expansion operation. For more details, refer to the page fraction processing discussion.

CCITT recommendation T.4 covers compression and expansion of scan lines up to 2560 bits. The 4n29271A recommendation states much wider pages by the use of multiple makeup codes. The CEP allows specification of scan line lengths up to 10k bits in both, 1-C and 2-D mode operation.

Figure 12 shows how a white margin around the image can be specified for compressor operation. This feature is useful to suppress tolerances in scanner adjustments. Specifying a margin provides a clean surrounding for the scanned image. The three margin control registers specify white right, left or top margins. If any of these registers are non zero, the compressor reads the image data within these margins but disregards the content and encodes it as white image. If the image following these margins begins with white pixels, the compressor combines them together with the margin into one white runlength code.

Since, by definition, the Top Margin white space is to occur only once per document, the compressor logic decrements the Top Margin Register by one after processing each scan line until it reaches zero. At which time normal compression processing resumes. Thus, the Top Margin Register must be reloaded each time a new page is started.

Margins can only be defined in byte boundaries. If the margin continues into white data, a single white code is generated for the margin and the following white pixels in the image line. When the margin specifications are not consistent with the page width, the CEP will terminate operation after sending the illegal Command bit in the appropriate Status register.

The expander does not have a margin control feature.

V. WINDOW PROCESSING

The CEP provides the possibility to define an image window of any size at any location in memory. The idea is to define a larger image as a frame, and a window as a page within this frame. Figure 13 shows how the frame width register specifies the scan the width of the frame picture in memory.

This ability provides window processing without any additional processing of the image. A partial image area of any size at any location can be compressed from a larger image and expanded into a different location of a target image.

The window is specified like a small page: if the frame width and the page width are the same, the full frame is processed and thus the window processing feature is disabled.

If the frame width is larger than the page width, window processing is performed. The position of the window is specified by the address hold register. The width of the window is specified by the page width register. The length of the window is specified by the number of bytes processed (CHR and WCFR).

Whenever the CEP reaches the end of a scan line, it adds the frame width to the image buffer LSH, which will contain the start address of the next line. After this, the same address is automatically copied into the image buffer's current address register (CAR). Then it continues operation from this new position. This scheme is used for the expander destination buffer and for the compressor source buffer (see also the description of the Line Start Register under buffer overflow processing and Figure 18).

Any memory location outside this defined window is untouched. If the expansion results in a longer runlength than specified in the page width register, which might happen due to a data error, the CEP will stop outputting any bits beyond the specified line length.

Mapin control is effective during window processing. Therefore, it is possible to have a window with white margins.




Figure 13. CEP Window Processing

VI. BIT OFFSET CONTROL

The Am7971A allows specification of an image scan line on any possible bit boundary. This is useful in preserving the information at the edges of documents which are scanned on a bit boundary, especially important for window processing. The Am7971A allows the user to specify the bit offset in a picture and expand it into any position in a destination image.

To specify the left and right bit offset, the Am7971A provides a register for the compressor and the expander, respectively (CEOCAR). Figure 14 shows how the contents of these registers continue to the definition of a bit offset at the right or left edge of a page (or window). Any Bit Offset between 0-7 bits can be selected. The Bit Offset specifies the number of bits in the outermost byte of a line that are not used. During expansion, the Am7971A performs a read-modify-write operation at the line extremities to patch the bit offset into an existing image. Note if the bit offset value is "0", the Am7971A behaves exactly as the Am7970A with the transmission parameter = "0".




Figure 14. CEP Bit-Boundary Image Processing With Window

The method detects similarities between two adjacent lines. Only the differences between lines are coded into very short code words of varying length. Since normal text images have a lot of equal or similar characters, to compress the code to be very efficient for such documents. To compress the code to be scan line, the compressor or expander must access the previous scan line for reference. Thus the READ coding scheme is called a two dimensional or vertical method.

The two dimensional scheme only deals with relative positions of color changes between two lines. If the first line of a document is to be coded in 2-D mode, it is necessary to assume an imaginary white reference line on top of a page. Starting from this assumption, it is possible to recover the image by relative information only. The vertical coding scheme is only efficient for small differences between lines. The READ scheme falls back to the Huffman scheme when the differences between two lines are too big (refer to the CEP parameter manual for expanded information about the coding methods and the CCITT operation).

The CCITT specification uses the 2-D mode in two different ways. In Group IV environments, READ code is used easily as shown above (see also figure 16). All lines are coded in the 2-D scheme only. In Group III environment, the 2-D coding lines are coded in conjunction with the 1-D scheme. After N lines are coded in 2-D mode, the next line is coded in 1-D. The CEP parameter determines the value of N. In 2-D mode, each coded line is terminated by an EOL code including a Tag Bit which indicates the coding scheme of the next line (Also see figure 15).

The Tag Bit

The compressor appends a Tag Bit to each EOL code when 2-D coding mode is selected. The expander determines from the Tag Bit the coding scheme of the following line. In 1-D mode the Tag Bit is unnecessary and therefore omitted.

EOL code for 1-D Mode: 0000 0000 0001

EOL code for 2-D Mode: 0000 0000 0001

T = Tag Bit
 - 0 if next line is 2-D
 - 1 if next line is 1-D

In Group III (2-D) mode, when the SA bit is set (e.g. at the beginning of the page), the expander does not simply assume a 2-D coded line but instead reads the Tag Bit. The Tag Bit is appended to the prefix EOL. A Tag Bit is also appended to each EOL code of the RTC suffix in Group III coding mode. For this purpose the Tag bits are always set "1", if the EOL codes are omitted (Auto EOL mode off), the expander decodes data according to the K-parameter.

Transparent Mode

In addition to the one dimensional and two dimensional schemes, the CEP provides an optional transparent mode. This mode disables the coding/encoding algorithm but keeps all format control parameters in effect. If data is not to be changed when being transferred by the compressor or expander, the transparent mode can be used. The CEP parameter must be disabled (no EOL code) to be in transparent mode. The CEP parameter is set to 0, no line fill, no margin. Moreover, the expander in transparent mode can be used to skip off the prefix and suffix by leaving Auto EOL mode, SA bit and RTC or EOP format on.

The transparent mode provides a plain DMA channel for data transfer between the system interface and the document interface and for general DMA actions on either one of the two interfaces. While this CEP is busy expanding or compressing in half duplex mode, the unused counterpart could also be used for DMA transactions of the next picture to be processed.

Auto EOL Control

The EOL code terminating a coded image line plays an important role for resynchronization of the expansion process after the occurrence of compressed data from transmission errors in Group III coded data. The compressor terminates each coded line with an EOL code if "Auto EOL" mode is selected in the Compressor Parameter Register (CPR). The expander recognizes EOL at the end of a coded line if "Auto EOL" is selected in the EOL control bit of the expander parameter register (EPR).

Byte Boundary Control

The CEP is able to adjust the end of a coded line to either bit or byte boundary. After an exception condition, such as a negative compression or data error, it is easier to resume from a byte-boundary adjusted line. However, bit-boundary lines result in higher compression and throughput. The CCITT Group III standard leaves this option up to the user.

If the "byte boundary" option in the compressor parameter register (CPR) is selected, the CEP adjusts each coded line to a byte boundary. It does that by adding fill bits ("0") between the compressed image line and the EOL code. If a byte boundary adjusted compressed image is to be expanded, the expander knows from the expander control register (EPR) whether to disregard these fill bits or not. If the expander input is byte boundary adjusted but the data sent via clear and the operation is terminated. However, if Auto EOL is programmed, the expander ignores the byte boundary and each fill bit is automatically disregarded if there are any.

Coding Mode Control

The "mode control" bits in the Master Control Register (EMCR/MOCR) determine the coding scheme used to compress or expand an image. The choices are 1-D, 2-D and transparent mode.

One Dimensional Mode (1-D)

In one dimensional mode, the CEP processes an image by the modified Huffman coding scheme only. Image lines are coded from left to right. The number of compressed color changes is the color runlength. This runlength is passed through a coding table. Two different code tables are used for black and white runlengths. The lengths of the codes are optimized according to the statistical probability of occurrence of a runlength.



For each new line a new code is started. Each line is assumed to start with a white pixel. If a black pixel is detected, a white zero length code is inserted. This code for each line is independent from previous or following lines. Thus the Huffman coding scheme is a one dimensional (1-D) or horizontal coding method (refer to the CEP technical manual for detailed information about the coding methods and the CCITT specification).

When the CEP is in 1-D mode and auto EOL operation is selected, it will not append a Tag bit to any EOL since all lines are coded with the same method. A Tag Bit is used to distinguish the coding mode of the next line.

Two Dimensional Mode (2-D)

In two dimensional mode, the CEP processes data by the modified READ (Relative Element Address) coding scheme.

Figure 15 and 16 are examples of Group III and Group IV code formats and show the differences of the selected parameters.



- 2D Mode
 - No fill line
 - No byte boundary
 - K Parameter = 0 (infinite)
 - Imaginary white reference line at top of page
 - No auto 'End Of Line'
 - No line fill
- PAD = Fill Bits




Figure 15. CCITT Group III Format Control

Figure 16. CCITT Group IV Format Control

K-Parameter:
 If the image was compressed in 2-D only, it is impossible to recover a useful image after a data error. The CCITT, therefore, specifies for Group III type data a factor called the K-Parameter. Using this K-Parameter 1-D coded lines are interleaved with 2-D coded lines. There are K-1 lines coded in 2-D mode for each 1-D coded line. Unlike the 2-D mode, the expanded image line as reference for the next line. Therefore, a data error can be stopped from propagating through the whole remaining image by these 1-D coded lines.

Since a maximum of K lines can be corrupted by a data error, the K-Parameter represents the maximum tolerable distortion resolution of an image and the probability of data errors during transmission.

The K-Parameter Register (KPR) is always needed for 2-D mode compression. The encoder disregards its K-Parameter register (KPR) in CCITT Group III mode because the Tag bit appended to the EOL signifies the coding scheme of the next line to be encoded. The expander K-Parameter is only used when suffix EOL codes are omitted (non CCITT compatible mode, auto EOL mode off).

Examples of parameters for different formats:
 The mode control parameter (in the MCR), the EOL field in the EPR/CPR and the K-Parameter provides among others the following methods of decoding/encoding in the image:
 - 1D mode and Auto EOL
 All lines are coded in 1D mode only and terminated by a suffix EOL code without a Tag bit.
 - 2D mode with K=1 and Auto EOL
 All lines are coded in 1D mode only and terminated by an EOL code with a Tag bit (= "1").
 - 2D mode with 256 > K > 1 and Auto EOL
 Lines are coded in 2D mode with interleaving 1D coded lines. Every line is terminated by an EOL code with a Tag bit indicating the coding scheme for the next line.
 - 2D mode with K=0 (infinite)
 All lines are coded in 2D mode. Each line is terminated with EOL code plus Tag bit (= "0") if Auto EOL is selected. Otherwise no EOL is appended.

Source Attribution:
 The CCITT Group III recommendation defines a prefix indicator for the EOL code. This prefix is used to indicate the single EOL code interleaving signals as soon as the connection is established. The first EOL among these signals indicates the beginning of a compressed image page.

The system program must set the Source Attribute bit SA in the Parameter Register (PR) if the CEP is to recognize this prefix. If the SA bit is set, the CEP does not start expansion of the input data until it has received an EOL code. This feature is also very useful in searching for the next EOL in the code after a data error has occurred (see exception processing).

The Source Attribution bit must also be set before Group IV data is processed. Since all lines are coded in 2D mode, there is no reference line available to expand the first line of a page. For Group IV processing, the CEP must assume an imaginary all white line as reference for the first image line. The CEP does this if the following parameter setup is specified: No auto-EOL and K=0 and 2-D mode and SA=1. If the SA bit is not set, the CEP will not assume an imaginary white line (refer to the technical manual for details on this non CCITT format).

The SA bit is automatically reset by the CEP after processing of the first line. It usually does not need to be modified by the system until a new page is started or expander data error recovery is being attempted.

Format Control:
 The two coding schemes also differ in the suffix used to indicate the end of a compressed image. Group III coding uses a sequence of six EOL's to indicate the end of the coded page. In 2-D mode, each EOL is appended by a Tag bit set to '1'. The 1-D scheme uses EOL codes without Tag bit. The compressor generates this type of suffix on a source buffer overflow if suffix RTC code format is selected in the parameter register (CPR). For non-Group IV processing, the expander needs three EOL's to recognize the end of a compressed image.

Group IV coding uses an EOP code to indicate the end of a compressed image. The EOP consists of two plain EOL codes without any tag bits. The compressor generates these two EOL's on a source buffer overflow if Suffix EOP Code is selected in the Compressor Parameter Register. When Group IV processing is selected, the expander needs a sequence of two EOL codes to recognize the end of a compressed image.

If the source buffer is smaller than the entire document, a source buffer overflow may not necessarily indicate the end of a page. If it is not an end of page, RTC or EOP suffix should not be appended. Therefore, the first part of the image must be compressed in byte-boundaries or non byte-boundaries mode without selecting a suffix. When the last portion of the document is compressed, the suffix is selected. Alternatively, it is specified to Suffix RTC or EOP code mode. Alternatively, if the size of the image buffer is large enough to permit processing of an entire image without stopping, the suffix options can be selected right at the beginning.

Both suffix RTC and EOP code formats imply non byte-boundary terminated codes. If the image has to be compressed in byte-boundaries, the suffix options must be selected. Then, for the last line the compression must be resumed with either Suffix RTC or EOP code mode and single line operation mode selected.

Changing modes between lines must be done very carefully because the pending compressed code from the previous line which is still in the output pipeline (refer to the technical manual for more details).

In single line operation each compressed line is suffixed with the code selected in the Parameter Register.

When the expander recognizes either an RTC or EOP code, it terminates the operation and sets the EOP Code Detected flag in the Master Status Register (MSR).

Fill Bits:
 If a coded line and the RTC code does not end on a byte boundary, the compressor adds fill bits between the compressed data and the RTC code to end the line on a byte boundary. Alternatively, if the code is terminated by an EOP code, the CEP adds fill bits after the EOP code to end the code on a byte boundary. Fill bits are always "0".

The compressor also inserts enough fill bits between a coded line and the EOL code to end a code line (including the EOL) on a byte boundary.


Time Fill:
 The CCITT recommendation for Group III data requires each coded line to have certain minimum length. This is necessary for compatibility with older and slower equipment which cannot print fast enough.

order in every byte to be reversed (bit 0 → bit 7, bit 1 → bit 6 etc).
 Theoretically the bit coding of image data does not matter, but the wrong bit order will almost always result in additional, but the wrong color changes, and therefore after the compression file.

Note also, that scanners are not standardized. Some put the leftmost bit into the LSB (as required by the CEP), some do the opposite and, therefore, require reversal of bit ordering either by software or by hardware.

VIII. NON-CCITT OPTIONS
Wraparound Mode:
 The wraparound mode groups a specified number of scan lines together into one effective line during encoding. This mode cannot be used simultaneously with 2-D compression or Express Mode. In 1-D compression, N plains approximately 18% code efficiency because fewer EOL codes are used and less data is compressed. This coding scheme is not compatible with the CCITT recommendations.

The number of lines grouped together is specified by the content of the wraparound register plus 1. If the value is "0", then the effective line is identical to a scan line.



Vertical Image Resolution Conversion:
 Figure 17 shows an example of the CEP's capability to reduce or expand the image vertically during compression or expansion. This feature is not compatible with the CCITT recommendation.

Express Mode:
 The compressor register specifies how many scan lines to compress before skipping one line. For example, Figure 17 shows how every 4th line will be skipped resulting in a vertical image reduction of 25%. A '0' value in this register disables this feature.

Granularity Control:
 The G-Parameter bits in the Expander Parameter Register contain the granularity factor (G-Parameter). It specifies how many lines to expand before duplicating the last line expanded. For instance, Figure 17 shows an example with G=4. Here, every fourth scan line is duplicated resulting in a 25% vertical expansion.

IX. PROCESS CONTROL
Compressor/Expansion Sequence:
 Conceptually, the CEP operates as a compressor. The expansion and compression process is performed with minimum host CPU assistance. Since the CEP is equipped with full host CPU capability, once a compression or expansion process is started, a whole page could be processed without any CPU intervention.

A compression or expansion sequence has the following steps:
 - The host system provides the data in a memory location accessible by the CEP.
 - The host system issues a software reset to the CEP.
 - The host system starts the CEP's registers.
 - The CEP accesses the data in the specified memory buffers and processes an image until a full page is completed or an exception condition occurs.
 - The CEP alerts the system about the termination of its operation by asserting an interrupt.
 - The system examines the CEP status registers to determine the cause of the interrupt. According to this information, it updates the memory buffers and initiates the CEP. The CEP resumes its operation or starts a new sequence for the next page.

The CEP executes three different operations, the Software Reset, Single Line Operation and Multi Line Operation. They are selected by the Operation Control Bits in the Master Control Register (MCR), EMCR and started by setting the "GO" bit. The "GO" bit is automatically reset after completion of the selected operation.

- The Software Reset clears the internal working registers, process control flags, the status and interrupt registers, sets "busy" to zero, flushes the input queue, and sets up the check for configurational errors and flags them. It is generally used to bring the CEP into an idle condition from where it can start on a new page. The Software Reset does not alter any user programmable registers.

- The Single Line Operation terminates the expansion or compression procedure after each processed effective image line. An effective image line can be longer than a single line if wraparound mode is selected (see options). The single line operation is useful for debugging. In systems with single line buffers, it is also used in some special situations (processing the last line in byte boundary mode, processing of negative compression of data sites).

- The Multi Line Operation terminates the process when an exception condition occurs. All pointers are automatically updated internally for each new image line. In this mode, the number of lines to be compressed or expanded is determined by the specified buffer sizes. Alternatively, the expansion can proceed until the end of a page is detected from a terminating code (RTC or EOP).

An entire image may be compressed or expanded in one operation if the code buffer and the image buffer are both large enough to contain the entire image. In this case the system program must specify a software reset operation before starting the compression or expansion of each new document.

The code buffer (compressor destination, expander source) can be smaller than an entire document. The CEP stops at the end of the buffer including a buffer overflow or underflow (This document makes no distinction between overflow and underflow of any buffer). Processing can be continued without issuing a reset after the buffers are updated. Similarly, the CEP is able to operate on image buffers that are smaller than the entire document. (Note: Image buffer size should be an internal multiple of page width/4194).

Full duplex operation:
 The Am7971A has two different operating configurations, in the full duplex mode, the Expander and the Compressor are operated simultaneously. In the half-duplex mode, either the Expander or the Compressor are operating. Setting a '1' in the GO bit of the MCR starts compression. A '1' in the GO bit of the EMCR starts expansion. For full-duplex operation, load a '1' into the GO bit of each register.

The expander and compressor sections work independently during full duplex operation. Either one can terminate its operation separately after an exception condition and assert an interrupt. The cause of the interrupt can be observed from the status registers and the terminated section can resume operation while the other section is still busy.

Initializing the CEP:
 The Am7971A has the following initialization requirements:
 • Source Buffer definition
 • Destination Buffer definition
 • Attributes
 • Control Parameters
 • Restart Condition
 • Operating Mode
 • Processing Mode
 • Data Format
 • Paper Format
 • Minimum transmission time
 • Options

These requirements are met by writing appropriate information into the 46 registers in the CEP. The system program should specify certain initial conditions before starting the operation of the Am7971A. After the CEP is started by setting the GO bit in the Master Control Register, the CEP checks the parameters for consistency. If it finds a logical condition, it terminates.

X. STATUS CONTROL
The Status Registers:
 The CEP has three status registers: the Master Status Register (MSR), the Compressor Status Register (CSR), and the Expander Status Register (ESR). The MSR provides information about the general status of both the compressor and expander. CSR and ESR inform specifically about the expander or compressor.

Most important are the EBY and CSBY Bits in the MSR. The CSBY Bit is set high when the compressor is busy and Low when the process is terminated. The EBY Bit provides the same information for the expander side. The CSY in the CSR and ESY in the ESR are directly tied to those in the MSR (The setting of an other status bit is explained under exception processing).

Interrupt Handling:
 When interrupt mode is selected, the interrupt (INTR) signal is asserted upon termination of a process. This is when the busy bit returns to '0'. The interrupt mode is selected by setting the interrupt enable bits (IEIE/IE) either in the expander or compressor master control registers (EMCR/CMCR). The interrupt can be enabled separately for the expander and the compressor.

The INTR line will remain high until the MSR has been accessed by the system. The system program must test the MSR register to distinguish Compressor Interrupts from Expander Interrupts by reading the busy bits. The system program then identifies the cause of the interrupt by reading the appropriate status register (CSR or ESR). Reading the Master Status Register clears the interrupt. The system program may then execute its interrupt service routine to respond to the interrupt.

polling the status
 If memory have not been enabled, the system program should periodically poll EBY and CSBY by reading the MSR register. Polling the MSR is much faster than polling CSR or CSY because this register is directly accessible by the system without significant delay. Another reason for polling the MSR is that the interrupt is automatically reset by a register access attempt of the system. Since this procedure is successful expansion or compression of an image page.

XI. EXCEPTION PROCESSING
 The CEP will terminate its operation when there is a deviation from the normal compression or expansion sequence. These deviations are called exceptions and always require system intervention. An exception from normal processing occurs at the end of a page (EOP detected), on a buffer overflow, if negative compression is detected, when a data error or an illegal expansion code is detected during expansion. In all these situations, the CEP asserts an interrupt signal. An exception Handling, these exceptions properly is key to a successful expansion or compression of an image page.

rather slow it is not recommended to access any other registers beside the MSR while the CEP is busy. System and CEP performance would be degraded.

Interrupt mode is better than polling operation because it less the system from monitoring the busy bits. It is by far the most efficient way to control the CEP.

Updating memory buffers after overflow:
 The system must now decide if a destination buffer has to be updated. The buffer has to be loaded with new data. If the new data is not available, the system must decide if the last complete image line in the compressor source buffer is preserved, since it is needed as reference line for the following line except for the following conditions: when the two dimensional code is interleaved with one dimensionally coded lines (CCITT Group II) the reference line may be overwritten if the user specifies the buffer size such that the CEP compresses the first scan line at the beginning of a new buffer in the one dimensional coding scheme.

The system's response to an exception condition is crucial for the overall performance of the CEP. Therefore, the procedure for recovery from a buffer overflow condition needs to be highly optimized. The address hold registers and the rest of




Figure 10. Fractional Page Processing (Memory Buffer Smaller Document Size)

Buffer Overflow (Operating on fractional code or image buffer):
 The CEP is designed to work with any amount of memory available in a system. Thus, the size of the source and destination buffers for expansion and compression may vary from 1 Byte to 19MByte. The sizes are defined in the Count Hold Registers. If a buffer is not large enough to accommodate the code of an entire document or the entire image data of a document, the CEP will run into an overflow condition.

When the CEP finishes processing the last byte of one of the buffers before the expansion or compression process is completed, it terminates the operation, asserts an interrupt and indicates the event by resetting the Busy Bit (Master Status Register) and setting the buffer overflow bits in the Expander or Compressor Status Registers.

After a buffer overflow, the CEP provides all the information needed to proceed with the compression or expansion from any boundary condition without producing code or image inconsistencies. There is only one restriction: since the CEP is designed for operation on image scanline image buffers, it may be used as image buffers in the image buffer must start at the byte boundary (EMCR/CSMR) or an integer multiple of worded line length (EMPR/CMER is recommended).

The buffer overflow status:
 The host system overwrites the CEP's status registers to determine which buffer is exhausted. There can be an overflow of the source or destination buffer or a simultaneous overflow on both sides. During full duplex operation four overflows can happen at the same time (expander/compressor source/destination). The overflow bits in the ESR and CSR indicate the source of an overflow.

Updating memory buffers after overflow:
 The system must now decide if a destination buffer has to be updated. The buffer has to be loaded with new data. If the new data is not available, the system must decide if the last complete image line in the compressor source buffer is preserved, since it is needed as reference line for the following line except for the following conditions: when the two dimensional code is interleaved with one dimensionally coded lines (CCITT Group II) the reference line may be overwritten if the user specifies the buffer size such that the CEP compresses the first scan line at the beginning of a new buffer in the one dimensional coding scheme.

The system's response to an exception condition is crucial for the overall performance of the CEP. Therefore, the procedure for recovery from a buffer overflow condition needs to be highly optimized. The address hold registers and the rest of

control registers was implemented to minimize the number of register accesses necessary to resume from a buffer overflow condition.

Optimizing the resume operation:

- The address hold registers (EDAHR, ESAHR, COAHR, CSAHR) keep a backup of the initial start pointers of all registers. The Count Hold Registers (ESCHR, CDSHR, CSCHR, CSCHR) keep a backup of the initial start pointers. The Register Count Registers (ESCCR, CDSCCR, CSCCR, CSCCR) keep a backup of the initial start pointers. The Register Count Registers (ESCCR, CDSCCR, CSCCR, CSCCR) keep a backup of the initial start pointers.
- When the correct resume pattern (restart or continue) into the Restart Control Register. The use of the Address Hold Registers in the CEP by a Restart condition avoids any additional update of address pointers.
- Set the "GO" bit in the MCR.

If, for example, a source buffer overflow occurred, all Restart Control Bits are set to continue except the Source Address Control Bit and the Source Count Control Bit. Then, after the CEP resumes, the system can resume processing the destination buffer from the location stored in the Restart Control Register. The system can also resume processing the destination buffer from the location stored in the Restart Control Register. The system can also resume processing the destination buffer from the location stored in the Restart Control Register.

Make, but a software reset is fatal for a proper resume operation since it clears the registers. A software reset occurs after a buffer overflow (inversion), the CEP cannot resume or decode a consistent code string after resumption.

A typical system interaction:

The second choice is much more efficient because no address pointers have to be transferred. A typical system interaction:




Figure 19. Address Pointer Management (During Multi-Line Operation)

The Line Start Register:
The Line Start Address Registers (EDLSR, ESLSR, CDSLR, CSLSR) have an important role for the management of the memory buffers and for proper recovery from data errors or compression.

the expander adds the the image buffer in not connected by the bus, so it is still available at its old position after resumption. Therefore, no special expander destination overflow handling of the EDLSR is necessary in 2-D mode.

The Line Incomplete Bit:

The Line Incomplete Bit (LPI) in the Status Register is set when incomplete data occurs while the CEP is in the middle of processing a scan line. The LPI of the Compressor is also set if there is partial code remaining in the CEP which has not yet been written out to the memory. This happens during non boundary processing because part of the code string has to be concatenated to the next line. LPI is always set on a data error during expansion (see section on data error).

Data Error:

The Group III COITT specification assumes the possibility of corrupted data because of transmission errors. If an image is coded in 2-D mode only, the remaining image after a data error would be lost. For this reason 2-D coded lines are interleaved with 1-D coded lines which are used by the expander to resynchronize the decoding procedure after a data error. The code must be carefully processed for inconsistencies to keep distortion in the expanded image as small as possible. All logically possible methods to check the consistency of the coded input are implemented in the CEP, and it will cause a termination of the process with the Data Error Recognized Bit (DER) set in the Expander Status Register (ESR) if an inconsistent code is detected.

However, because of ambiguities of the coding scheme, not all data corruptions can be detected. There are situations in the 2-D coding scheme where the code matches perfectly with the reference line and results in a correct image line length but still does not produce the correct image. An unpredictable number of lines are expanded after such a data error, until the code expander catches a data corruption. A similar problem arises if the LPSR in the EDL code is flipped. The expander is able to detect the EDL code for an unpredictable number of lines. This is a problem with the coding scheme, not a lack of intelligence in the CEP.

Illegal Extension Codes:

A special case of data error is an illegal extension code which also terminates the process and sets the Extension Code Detected Bit (ECD) in the MSR. In case of COITT-compatible code this is always a data error and should be handled in the same manner. In non-COITT compatible environments, the specified COITT coding table by using other extension codes than specified. This would have to be done by additional software. The expander detects these extension codes by flagging an illegal extension code. The software can then take over and resume processing the following code string.

The Error Status:

The DER bit is set under the following circumstances:
- An illegal code is detected. The CEP stops immediately after detecting the illegal code, but the Current Address Register might point a couple of addresses ahead (The CEP prefetches as up to 3 bytes in advance).
- A code expands into a negative run length. This is possible in the case of a data error. The error status is set and the error might be completed. The expander terminates as described above.
- After an EOL code is detected, the expanded image line does not match the specified page width (EWRN). The expander terminates on the end of this line.

and the CAR moves through the reference and the current line, the LSR points to the first byte of the line currently being processed. After a line is completed, a new CAR is calculated by adding the frame width to the LSR. Then the previous line start address is loaded into the reference current address pointer. Finally the new CAR is loaded into the LSR and processing of the next line can begin. The Address Hold Register should normally be pointing to the beginning of the memory buffer.

Resets the Line Start Register for the image buffer (EDLSR, ESLSR, CDSLR). The CEP also provides LSRs for the code buffers (ESLSR, CDSLR). These registers always point to the EOL code (end of the previous line or to the line preceding it). They are updated after an EOL code is generated by the compressor or detected by the expander.

The Line Start Registers are very useful when an exception occurs because of transmission errors. If an image is coded in 2-D mode only, the remaining image after a data error would be lost. For this reason 2-D coded lines are interleaved with 1-D coded lines which are used by the expander to resynchronize the decoding procedure after a data error. The code must be carefully processed for inconsistencies to keep distortion in the expanded image as small as possible. All logically possible methods to check the consistency of the coded input are implemented in the CEP, and it will cause a termination of the process with the Data Error Recognized Bit (DER) set in the Expander Status Register (ESR) if an inconsistent code is detected.

However, because of ambiguities of the coding scheme, not all data corruptions can be detected. There are situations in the 2-D coding scheme where the code matches perfectly with the reference line and results in a correct image line length but still does not produce the correct image. An unpredictable number of lines are expanded after such a data error, until the code expander catches a data corruption. A similar problem arises if the LPSR in the EDL code is flipped. The expander is able to detect the EDL code for an unpredictable number of lines. This is a problem with the coding scheme, not a lack of intelligence in the CEP.

Specifying the Line Start Registers:

At the beginning of a page the CEP is usually started in Restart Mode. This means that registers are loaded from the hold registers. If this is the case (Line Start Address Control Bit = '0'), the LSR is loaded from the address hold register. From there on 'Continue' Mode is selected, so that the LSR is only modified by the CEP for each new line it starts to process.

The Reference Line Register:

As shown in Figure 19 in 2-D Compression Mode the content of the LSR is loaded into the Reference Current Address Register (RCAR, CDSR) before the CEP starts processing the next line. They serve as internal address registers pointing to the next address in the image buffer which the CEP will access for reference. Like the current address registers, they are always incremented by one. Among its content the Reference Line Register must include the address of the register under certain conditions during expander error recovery from a transmission error.

If the position of the reference line must be changed, it can be done by changing the LSR. This is supported in 2-D mode when the source buffer for the compressor is unstacked. When the system updates the buffer with new image data, the reference line is set. The compressor starts a new line at the beginning of the new source buffer but expects the reference line still to exist at the end of this buffer. It thus generates incorrect code. To avoid completion in this situation, the last line of image which was just processed, must be copied to a memory location outside the memory buffer, before the image line are loaded into the source buffer. Before the compressor resumes, the position of the copied line is loaded into the EDLSR and the Compressor Source Line Start Control Bit set to continue. The EDLSR must be loaded with the start address of the source buffer (eg. from the Field Register). This setting is then used to connect the reference line for the first line of the updated buffer.

For Group III processing this procedure can be avoided by specifying the compressor source buffer size as an integral multiple of the line length multiples with the X-parameter. The source buffer will then always begin with a line which is coded in 1-D mode and no reference line access is necessary. On

Figure 19. Address Pointer Management (During Multi-Line Operation)

The Line Start Register:
The Line Start Address Registers (EDLSR, ESLSR, CDSLR, CSLSR) have an important role for the management of the memory buffers and for proper recovery from data errors or compression.

XII. CEP REGISTERS

TABLE 1. COMPRESSOR REGISTER ADDRESS ASSIGNMENTS

| Abbr. | Name | Size (Bits) | Number of Bytes | Port Address(es) |
|-------|--|-------------|-----------------|-------------------|
| MSP | Master Status Register | 8 | 1 | FE |
| MCP | Compressor Master Control Register | 8 | 1 | FE |
| CMR | Compressor Parameter Register | 8 | 1 | 7E |
| CSR | Compressor Status Register | 8 | 1 | 7A |
| CRS | Compressor Source Register | 8 | 1 | 88 |
| CRD | Compressor Destination Register | 8 | 1 | 88 |
| CRK | Compressor Reference Register | 8 | 1 | 88 |
| CRW | Compressor Width Register | 8 | 1 | 88 |
| TELR | True EN Register | 8 | 1 | 44 |
| COCHR | Compressor Control Count Register | 8 | 1 | 7A |
| COCP | Compressor Waparound Register | 16 | 2 | 50 (LSB)/A2 (MSB) |
| LADR | Left Margin Register | 16 | 2 | 40 (LSB)/A2 (MSB) |
| RDR | Right Margin Register | 16 | 2 | 80 (LSB)/C2 (MSB) |
| TRMR | Top Margin Register | 16 | 2 | 80 (LSB)/C2 (MSB) |
| CPWR | Compressor Page Width Register | 16 | 2 | 4* (LSB)/72 (MSB) |
| CSAHR | Compressor Source Address Holding Register | 24 | 3 | 70 (LSB)/72 (MSB) |
| CSADR | Compressor Destination Address Holding Register | 24 | 3 | 0A (LSB)/72 (MSB) |
| CSCHR | Compressor Reference Address Holding Register | 24 | 3 | 2A (LSB)/72 (MSB) |
| CSWR | Compressor Width Count Holding Register | 24 | 3 | 04 (LSB)/80 (MSB) |
| COCHR | Compressor Definition Count Holding Register | 24 | 3 | 24 (LSB)/80 (MSB) |
| COWR | Compressor Definition Working Count Register | 24 | 3 | 24 (LSB)/80 (MSB) |
| CSLR | Compressor Source Line Start Address Register | 24 | 3 | 6A (LSB)/9C (MSB) |
| CSDR | Compressor Destination Line Start Address Register | 24 | 3 | 6A (LSB)/9C (MSB) |
| CSKR | Compressor Reference Line Start Address Register | 24 | 3 | 1A (LSB)/A0 (MSB) |

*This register is common to both the compressor and the expander.

TABLE 2. EXPANDER REGISTER ADDRESS ASSIGNMENTS

| Abbr. | Name | Size (Bits) | Number of Bytes | Port Address(es) |
|-------|--|-------------|-----------------|-------------------|
| MSR | Master Status Register | 8 | 1 | FE |
| ESOR | Expander Source Count Register | 8 | 1 | FA |
| EMCR | Expander Master Control Register | 8 | 1 | FA |
| EMR | Expander Parameter Register | 8 | 1 | 7A |
| ESR | Expander Status Register | 8 | 1 | 7A |
| ESCR | Expander Frame Count Register | 8 | 1 | 08 |
| EMR | Expander K Parameter Register | 16 | 2 | 08 |
| EMR | Expander Page Width Register | 16 | 2 | D0 (LSB)/D2 (MSB) |
| EMR | Expander Frame Width Register | 16 | 2 | D4 (LSB)/D2 (MSB) |
| ESADR | Expander Source Address Holding Register | 24 | 3 | BA (LSB)/DC (MSB) |
| ESADR | Expander Source Current Address Register | 24 | 3 | BA (LSB)/DC (MSB) |
| ESADR | Expander Source Line Start Address Register | 24 | 3 | CA (LSB)/DC (MSB) |
| ESADR | Expander Destination Current Address Register | 24 | 3 | AA (LSB)/D0 (MSB) |
| ESADR | Expander Source Count Holding Register | 24 | 3 | 84 (LSB)/E0 (MSB) |
| ESADR | Expander Destination Count Holding Register | 24 | 3 | 84 (LSB)/E0 (MSB) |
| ESADR | Expander Definition Count Holding Register | 24 | 3 | 44 (LSB)/E0 (MSB) |
| ESADR | Expander Source Line Start Address Register | 24 | 3 | DA (LSB)/E0 (MSB) |
| ESADR | Expander Destination Line Start Address Register | 24 | 3 | EA (LSB)/E0 (MSB) |
| ESADR | Expander Reference Current Address Register | 24 | 3 | 9A (LSB)/E0 (MSB) |

Note: All register addresses are even. The byte in a register may, therefore, not addressed with contiguous addresses.
*This register is common to both the compressor and expander.

Negative Compression:

For some images (such as half-tones or low resolution raster-pictures), the compressed data representing a line may be longer than the original prior of the image. The AM7871A does not compress this condition after compressing a line providing bit 0 in the compressed frame. This AM7871A condition may be cleared to "0" by the user. The AM7871A will not compress the line for negative compression regardless of the status of this bit. When it occurs, the host processor is alerted and sets the CEP. The CEP then terminates the compression and sets the negative compression bit in its status register. If bit 0 in the CEP is set to "1" by the user, the AM7871A does not check for negative compression and continues to process the document.

The host system can read in one of the following three possible ways:

1. Set all restart control bits in the restart control register (RCR) to continue and set compress to "00". This action tolerates the negative compression and just continues operation.
2. Read the status and definition line start addresses (ESLR, ESDR) from the expander. The status register encodes the same line in uncompressed mode by software. Then continue compression by refreshing the destination current address register and following the same steps as above.
3. Terminate negative compression as described under 1. If the whole coded page is negatively compressed, transmit or store the image uncompressed.

Illegal Command Error:

The CEP immediately terminates its operation and indicates an illegal command condition under the following circumstances:

- 2D operation is selected and waparound register is non-zero.
- Waparound and express modes are selected together
- Left and right margins are overlapping or larger than paper width
- Reserved Modes are selected in the CMCR
- Compressor Page Width has been selected as '0'

Expander:

- 2D expansion mode and waparound mode have both been selected.
 - A non-zero gradually parameter and a non-zero wap-around have both been specified
 - Reserved Modes are selected in the EMCR
 - The expander page width has been selected as "0"
- Only conditions which are vital for a continued operation of the CEP's internal logic are checked. Other parameters (like frame width, etc) are not checked for consistency. The check is only performed on a '00' after a reset was performed. For reasons of efficiency, the check is suppressed on all subsequent resume operations.

Abort Condition:

Any attempt to write into the EMCR or CMCR while the CEP is busy will cause the current expander or compressor operation to be aborted. The expander/compressor busy and now operation attempted bit is set and an interrupt asserted. The CEP cannot resume from such a condition. However, an abort should stop the CEP in a system emergency situation. The CEP must not resume until the user has cleared the error. The CEP, EMCR while the expander is busy and compressor registers other than EMCR while the compressor is busy.

The EOL bit is set under the following circumstances:

-An extension code is detected for which the least significant three bits are not all "1"s. The corresponding extension code can be read from the Extension Bits field in the MSR in reversed order.

A compressed code might be expanded into a run-length larger than the specified page width before it is actually recognized as a data error. However, under all circumstances, the CEP expands expanded image line to the specified line length (EMPR).

The LPI bit is always set in conjunction with the DER or EOD bit set.

Recovering from data errors:

If a data error is detected, an error recovery procedure (recovers the CEP through the next lines until a repositioned line on a 1-D coded line is possible. The CEP proceeds from there on without further assistance from the system. Through the CEP cannot recover from a data error situation without support from the host system, it provides many features which reduce the systems burden to a minimum.

After beginning the expansion of a new badge line, the CEP always stores the line start of the image and the start of the code in the line start registers (ESLR, ESDR). After a data error, this information is very important. With this information the system can determine how much of the image was expanded correctly and the position of the last correct line. The compressed image line can be overwritten either by a line of zeros (which or, better, by duplicating the last correct line. The CEP's transparent mode operation can be used to perform this task.

Then the next EOL beyond the data error must be found as a part from which the CEP can resume its operation. This can be performed by the host system. The host system must seek for the next EOL (SA) in the expander, then register and specify a starting address between the data error and the next EOL and then starting the CEP. Under this condition, the CEP thinks it is starting at the beginning of a coded page and starts searching for an EOL because CCITT defines a prefix EOL code for Group III data. After it recognizes the next EOL, it automatically proceeds to expand the code following the EOL.



After returning from a data error in a 2D coded line, the expander will most likely, but not necessarily, decode another 2D line and get another data error because the reference line is not correct. The above described procedure must be repeated until a 1D coded line is reached. From there on, the CEP can proceed without further complications in the expanded image.



Since the expander prefetches up to three bytes, the next EOL might be part of the prefetch code. It might also be completed first. Therefore, great care must be taken to calculate the correct address to resume from (The CEP Technical Manual gives detailed information on how to determine the correct address).


**TABLE 3. CEP REGISTERS BY ADDRESS
(LEAST SIGNIFICANT DIGIT)**

| Most Significant Digit | 0 | 2 | 4 | 6 | 8 | A | C | E |
|------------------------|----------|----------|-----------|-----------|-----------|-----------|-----------|-----------|
| 0 | | | CSWCR (L) | CSWCR (M) | CSWCR (H) | CSGAR (L) | CSGAR (M) | CSGAR (H) |
| 1 | | | CSCHR (L) | CSCHR (M) | CSCHR (H) | CSGAR (L) | CSGAR (M) | CSGAR (H) |
| 2 | | | CSWCR (L) | CSWCR (M) | CSWCR (H) | CSGAR (L) | CSGAR (M) | CSGAR (H) |
| 3 | TKGR (L) | TKGR (M) | CSCHR (L) | CSCHR (M) | CSCHR (H) | CSGAR (L) | CSGAR (M) | CSGAR (H) |
| 4 | LWGR (L) | LWGR (M) | TKGR (L) | TKGR (M) | TKGR (H) | CSGAR (L) | CSGAR (M) | CSGAR (H) |
| 5 | SWR (L) | SWR (M) | CSCHR (L) | CSCHR (M) | CSCHR (H) | CSGAR (L) | CSGAR (M) | CSGAR (H) |
| 6 | SWR (L) | SWR (M) | CSCHR (L) | CSCHR (M) | CSCHR (H) | CSGAR (L) | CSGAR (M) | CSGAR (H) |
| 7 | SWR (L) | SWR (M) | CSCHR (L) | CSCHR (M) | CSCHR (H) | CSGAR (L) | CSGAR (M) | CSGAR (H) |
| 8 | SWR (L) | SWR (M) | CSCHR (L) | CSCHR (M) | CSCHR (H) | CSGAR (L) | CSGAR (M) | CSGAR (H) |
| 9 | SWR (L) | SWR (M) | CSCHR (L) | CSCHR (M) | CSCHR (H) | CSGAR (L) | CSGAR (M) | CSGAR (H) |
| A | SWR (L) | SWR (M) | CSCHR (L) | CSCHR (M) | CSCHR (H) | CSGAR (L) | CSGAR (M) | CSGAR (H) |
| B | SWR (L) | SWR (M) | CSCHR (L) | CSCHR (M) | CSCHR (H) | CSGAR (L) | CSGAR (M) | CSGAR (H) |
| C | SWR (L) | SWR (M) | CSCHR (L) | CSCHR (M) | CSCHR (H) | CSGAR (L) | CSGAR (M) | CSGAR (H) |
| D | SWR (L) | SWR (M) | CSCHR (L) | CSCHR (M) | CSCHR (H) | CSGAR (L) | CSGAR (M) | CSGAR (H) |
| E | SWR (L) | SWR (M) | CSCHR (L) | CSCHR (M) | CSCHR (H) | CSGAR (L) | CSGAR (M) | CSGAR (H) |
| F | SWR (L) | SWR (M) | CSCHR (L) | CSCHR (M) | CSCHR (H) | CSGAR (L) | CSGAR (M) | CSGAR (H) |

(L): Low Byte
(M): Middle Byte
(H): High Byte









* All Reserved bits should be set to zero.

Figure 25. Expander Parameter Register (EPR)



* All Reserved bits should be set to zero.

Figure 26. Compressor Express Register (CER)



* All Reserved bits should be set to zero.

Figure 27. K Parameter Registers (CKPR, EKPR)




Figure 28. Top Margin Register (TMGR)




Figure 29. Left Margin Register (LMGR)







Figure 30. Right Margin Register (RMGR)




32




33




33




35






36



DFC00011

37



DFC00400

38




Figure 47. Reference Current Address Registers (CRCAR, ERCAR)




Figure 45. Destination Count Holding Registers (DCCHR, EDCHR)




Figure 46. Destination Working Count Registers (DWCR, EDWCR)




Figure 48. G-3 Compressed Data Format




Figure 49. G-4 Compressed Data Format




Figure 50. Byte Boundary Conditioned with Auto EOL and No Time Fill




Figure 51. Bytes Boundary Conditioned with Auto EOL and Time Fill




Figure 52. Byte Boundary Conditioned without EOL and Time Fill




Figure 53. No Byte Boundary Conditioned with Auto EOL and No Time Fill




Figure 54. Byte Boundary Conditioned with Auto EOL and Time Fill








Figure 55. No Byte Boundary Conditioned without EOL and Time Fill





SWITCHING CHARACTERISTICS over operating range
Timing Responses


| Parameter # | Description | Test Conditions | 3 MHz | | 5 MHz | | 8 MHz | | Unit |
|-------------|--|-----------------|-------|------|-------|------|-------|------|------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| 24 TCHRH | HRQ Active Delay | | 120 | 80 | | | | | ns |
| 25 TCHRL | HRQ Inactive Delay | | 120 | 80 | | | | | ns |
| 26 TCHRL | READY Active Delay | | 80 | 60 | | | | | ns |
| 27 TCHAL | Address Valid Delay | | 110 | 80 | | | | | ns |
| 28 TCHLH | Address Valid Delay | | 110 | 80 | | | | | ns |
| 29 TCHLH | Address Valid Delay | | 110 | 80 | | | | | ns |
| 30 TVAL | Address Valid to ALE LOW | | 65 | 55 | | | | | ns |
| 31 TCHL | ALE/DALE Inactive Delay | | 65 | 55 | | | | | ns |
| 32 TVAL | ALE/DALE Inactive Delay | | 65 | 55 | | | | | ns |
| 33 TVAL | Address Hold Time to ALE/DALE Inactive | | 70 | 50 | | | | | ns |
| 34 TVAL | Address Hold Time to ALE/DALE Inactive | | 70 | 50 | | | | | ns |
| 35 TVAL | Address Hold Time to ALE/DALE Inactive | | 70 | 50 | | | | | ns |
| 36 TVAL | Address Hold Time to ALE/DALE Inactive | | 70 | 50 | | | | | ns |
| 37 TVAL | Address Hold Time to ALE/DALE Inactive | | 70 | 50 | | | | | ns |
| 38 TVAL | Address Hold Time to ALE/DALE Inactive | | 70 | 50 | | | | | ns |
| 39 TVAL | Address Hold Time to ALE/DALE Inactive | | 70 | 50 | | | | | ns |
| 40 TVAL | Address Hold Time to ALE/DALE Inactive | | 70 | 50 | | | | | ns |
| 41 | DATA Valid Delay from Clock RE | | | | | | | | ns |
| 42 TVAL | DATA Valid Delay from Clock RE | | | | | | | | ns |
| 43 TVAL | DATA Valid Delay from Clock RE | | | | | | | | ns |
| 44 TVAL | DATA Valid Delay from Clock RE | | | | | | | | ns |
| 45 TVAL | DATA Valid Delay from Clock RE | | | | | | | | ns |
| 46 TVAL | DATA Valid Delay from Clock RE | | | | | | | | ns |
| 47 TVAL | DATA Valid Delay from Clock RE | | | | | | | | ns |
| 48 TVAL | DATA Valid Delay from Clock RE | | | | | | | | ns |
| 49 TVAL | DATA Valid Delay from Clock RE | | | | | | | | ns |
| 50 TVAL | DATA Valid Delay from Clock RE | | | | | | | | ns |
| 51 TVAL | DATA Valid Delay from Clock RE | | | | | | | | ns |
| 52 TVAL | DATA Valid Delay from Clock RE | | | | | | | | ns |
| 53 TVAL | DATA Valid Delay from Clock RE | | | | | | | | ns |

Switching characteristics are subject to change without notice.
 Note: 1. HLDVA is an asynchronous input. If TRANCH or TRALCH are selected that only means that HLDVA might be recognized one clock cycle later.
 2. The rising edge of READY is synchronous with the falling edge of CLK. The delay from CLK to READY is 85 ns max.
 3. The delay from CE to READY is 85 ns max.
 4. Maximum is 80 x TOLCL when CEP Delay (not tested).
 5. X CE is 100% duty cycle. X is 100% duty cycle. X is 100% duty cycle.
 6. The above values are typical and may vary. The values in parentheses are maximum values. The values in parentheses are maximum values.
 Under this condition, parameter (3) applies to (2).


SWITCHING CHARACTERISTICS over operating range
Timing Requirements

| Parameter # | Description | Test Conditions | 3 MHz | | 5 MHz | | 8 MHz | | Unit |
|-------------|--------------------------------------|---------------------|----------|----------|----------|----------|----------|----------|------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| 1 TOLCL | CLK Setup Time | From 0.8 V to 0.8 V | 350 | 1000 | 200 | 1000 | 125 | 1000 | ns |
| 2 TOLCL | CLK Hold Time | From 2.0 V to 2.0 V | 150 | 85 | 85 | 65 | 65 | 65 | ns |
| 3 TOLCL | CLK Low Time | From 0.8 V to 0.8 V | 150 | 85 | 85 | 65 | 65 | 65 | ns |
| 4 TVAL | READY High Time after WRITE (Note 5) | From 0.8 V to 2.0 V | 85 | 65 | 65 | 65 | 65 | 65 | ns |
| 5 TVAL | READY High Time after READ (Note 5) | From 0.8 V to 2.0 V | 85 | 65 | 65 | 65 | 65 | 65 | ns |
| 6 TVAL | Power Supply High to RESET Low Time | From 0.8 V to 2.0 V | 65 | 65 | 65 | 65 | 65 | 65 | ns |
| 7 TVAL | RESET High Time | | ATOLCL | ATOLCL | ATOLCL | ATOLCL | ATOLCL | ATOLCL | ns |
| 8 TVAL | RESET Low to First CS | | ATOLCL | ATOLCL | ATOLCL | ATOLCL | ATOLCL | ATOLCL | ns |
| 9 TVAL | HOLD RE Setup Time (Note 1) | | 60 | 30 | 30 | 25 | 25 | 25 | ns |
| 10 TVAL | HOLD RE Setup Time (Note 1) | | 60 | 30 | 30 | 25 | 25 | 25 | ns |
| 11 TVAL | Address Valid to Control Active | | 20 | 20 | 20 | 20 | 20 | 20 | ns |
| 12 TVAL | CS Low to RD Low | | (Note 6) | (Note 6) | (Note 6) | (Note 6) | (Note 6) | (Note 6) | ns |
| 13 TVAL | RD High to Address Change | | 30 | 20 | 20 | 20 | 20 | 20 | ns |
| 14 TVAL | CS Low to RD Low | | (Note 6) | (Note 6) | (Note 6) | (Note 6) | (Note 6) | (Note 6) | ns |
| 15 TVAL | Data Valid to RD Low | | 50 | 30 | 30 | 25 | 25 | 25 | ns |
| 16 TVAL | DATA Valid to RD High | | 30 | 20 | 20 | 20 | 20 | 20 | ns |
| 17 TVAL | WR High to Address Change | | 20 | 20 | 20 | 20 | 20 | 20 | ns |
| 18 TVAL | READY High Time | | 50 | 30 | 30 | 20 | 20 | 20 | ns |
| 19 TVAL | READY High Time | | 50 | 30 | 30 | 20 | 20 | 20 | ns |
| 20 TVAL | READY High Time | | 50 | 30 | 30 | 20 | 20 | 20 | ns |
| 21 TVAL | DATA In Setup Time | | 4.5 | 0.5 | 0.5 | 0.5 | 0.5 | 0.5 | ns |
| 22 TVAL | READY High to Data not Valid | | 0 | 0 | 0 | 0 | 0 | 0 | ns |


Note: Switching characteristics are subject to change without notice.
 See notes following table on page 47.




48.



49.



51




50

Am7971A CEP ACRONYM LIST


| Acronym | Name | Register |
|---------|--|------------|
| ALE | Address Latch Enable | |
| BBC | Byte Boundary Control bit | EBCR |
| CBCCR | Compressor Bit Offset Control Register | |
| CDLBR | Compressor Destination Line Start Address Register | CSR |
| CDLAR | Compressor Destination Current Address Register | CSR |
| CDLHR | Compressor Destination Line Start Address Holding Register | |
| CDLHR | Compressor Destination Line Start Address Register | |
| CDO | Compressor Destination Overflow bit | |
| CWVCR | Compressor Working Count Register | |
| CEP | Compressor Express Register | CSR |
| CFWR | Compressor Frame Width Register | CSR |
| CE | Compressor Illegal Command bit | |
| CIE | Compressor Illegal Command bit | |
| EMR | Compressor K Parameter Register | CSR |
| EMR | Compressor K Parameter Register | CSR |
| COL | Compressor Line Offset Register | |
| COA | Compressor Offset Register | |
| CR | Compressor Reference Register | |
| CRCR | Compressor Reference Current Address Register | |
| CRCR | Compressor Reference Current Address Register | |
| CR | Compressor Restart Control Register | |
| CS | Compressor Source Register | |
| CSAHR | Compressor Source Address Holding Register | |
| CSCAR | Compressor Source Current Address Register | |
| CSCHR | Compressor Source Count Holding Register | |
| CSLHR | Compressor Source Line Start Address Register | |
| CSO | Compressor Source Overflow bit | |
| CSR | Compressor Status Register | CSR |
| CSWCR | Compressor Source Working Count Register | |
| DA | Compressor Address Register | CRCR, EBCR |
| DA | Compressor Address Register | CRCR, EBCR |
| DALE | Destination Address Latch Enable | CRCR, EBCR |
| DC | Destination Control bit | CRCR, EBCR |
| DCC | Destination Count Control bit | CRCR, EBCR |
| DER | Data Error bit | CRCR, EBCR |
| DFC | Data Format Control bits | CRCR, EBCR |
| DLS | Destination Line Start Address Control bit | CRCR, EBCR |
| DMA | Direct Memory Access | |
| DRD | Document Store Ready | |
| DRD | Document Store Ready | |
| DREADY | Document Store Ready | |
| EB | Expansion Bit Control Register | MSR, ESR |
| EBY | Expansion Busy bit | MSR |
| EC | Extension Code Detected bit | |
| EDHR | Expander Destination Address Holding Register | |
| EDCAR | Expander Destination Current Address Register | |
| EDCHR | Expander Destination Count Holding Register | |
| EDLHR | Expander Destination Line Start Address Register | |
| EEO | Expander Destination Overflow bit | |
| EDWCR | Expander Working Count Register | |
| EPWR | Expander Frame Width Register | |
| ELC | Expander Illegal Command bit | |
| ELC | Expander Illegal Command bit | |
| EMR | Compressor K Parameter Register | CSR |
| EMR | Compressor K Parameter Register | CSR |
| EMCR | Compressor Master Control Register | CSR, EPR |
| EJA | Expander Busy and New Operation Attempted bit | |
| EOL | End-of-Line bit | |

53

Timing Diagram 10. Document Store Bus Read Operation



53



*For reference only. All dimensions are measured in inches. BSC is an ANSI standard for Basic Space Centering.


35

| | | | |
|-------|---|-------------|------------|
| SCF | End-of-page (Group IV) Register | MSR | |
| SDR | Expand Parameter With Register | EPR | |
| SPWR | Expand Reference Current Address Register | ESR | |
| SPRAR | Expand Resistor Control Register | MSR | CMCR, EMCR |
| SPRCR | Expand Source Address Register | EPR | |
| ESAMR | Expand Source Address Holding Register | MSR | |
| ESCAR | Expand Source Current Address Register | CSOR, EBOCR | |
| ESCFR | Expand Source Count Holding Register | CSR, ESR | CMCR, EMCR |
| ESLSR | Expand Source Line Start Register | CSR | CMCR, EMCR |
| ESOR | Expand Source Overflow bit | CSOR, EBOCR | |
| ESR | Expand Status Register | CSR, EPR | CMCR, ETCR |
| ESRCR | Expand Source Holding Register | CMCR, EMCR | |
| ESWR | Expand Surround Register | CMCR, EMCR | |
| EXT | Extension bit | CSR, EPR | CMCR, ETCR |
| GO | Go | CMCR, EMCR | |
| GP | G-Parameter bit | CSOR, EBOCR | |
| HLDA | Hold Acknowledge | | |
| HRO | Hold Request | | |
| ID | Identification bit (Am797DA = 1; Am7971A = 0) | | |
| INTR | Interrupt Request | | |
| LBO | Left Bit Offset Control bit | | |
| LMGR | Left Margin Register | | |
| LP | Line Processing Incomplete bit | | |
| MC | Mode Control bit | | |
| MH | Modified Huffman (padding) | | |
| MIR | Modified Run (Group IV coding) | | |
| MR | Master Status Register bit | | |
| MGC | Negative Compression bit | | |
| OC | Operation Control bit | | |
| PEL | Picture Element | | |
| PIXEL | Picture Element | | |
| RBO | Right Bit Offset Control bit | | |
| RD | Read | | |
| READ | Relative Element Address (padding) | | |
| READY | Ready | | |
| RESET | Reset | | |
| REF | Reference Line Address | | |
| RMGR | Right Margin Register | | |
| RTC | Return-to-Control code (six EOLs) | | |
| SA | Source Attribution bit | | |
| SAC | Source Address Control bit | | |
| SC | Source Control bit | | |
| SCC | Source Count Control bit | | |
| SLB | Source Line Start Address Control bit | | |
| TFLR | Time Fill Register | | |
| TRCR | Top Margin Register | | |
| WFI | Wrap-around Incomplete bit | | |
| WR | Write | | |

34


PHYSICAL DIMENSIONS (Cont'd.)

CA2068



PID # 07267B

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.


ADVANCED MICRO DEVICES 901 Thompson Pl., P.O. Box 3453, Sunnyvale, CA 94088, USA
 TEL: (408) 735-2400 • FAX: 910-339-9290 • TELEX: 94-8005 • TOLL FREE: (800) 535-8450
 APPLICATIONS HOTLINE TOLL FREE: (800) 222-5323 • (408) 749-5703

© 1988 Advanced Micro Devices, Inc.
 Printed in U.S.A. HS-CP-101-3/88-0