

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28

IN THE UNITED STATES DISTRICT COURT  
FOR THE NORTHERN DISTRICT OF CALIFORNIA  
SAN FRANCISCO DIVISION

Acer, Inc.,  
Plaintiff,  
v.  
Technology Properties Ltd, et al.,  
Defendants.

---

NO. C 08-00877 JW  
NO. C 08-00882 JW  
NO. C 08-05398 JW

**FIRST CLAIM CONSTRUCTION ORDER**

HTC Corp.,  
Plaintiff,  
v.  
Technology Properties Ltd, et al.,  
Defendants.

---

Barco NV,  
Plaintiff,  
v.  
Technology Properties Ltd, et al.,  
Defendants.

---

**I. INTRODUCTION**

Technology Properties Limited, Patriot Scientific Corporation and Alliacense, Ltd.  
(collectively, “Defendants”) own a group of five patents known as the Moore Microprocessor

1 Portfolio patents.<sup>1</sup> Plaintiffs Acer, Inc.,<sup>2</sup> HTC Corp.<sup>3</sup> and Barco, N.V.<sup>4</sup> each filed lawsuits seeking a  
2 judicial declaration that the Patents-in-Suit are either invalid or are not infringed. Defendants filed  
3 counterclaims for infringement of the Patents-in-Suit. In due course, the actions were related and  
4 consolidated.<sup>5</sup>

5 On January 27, 2012, the Court conducted a hearing in accordance with Markman v.  
6 Westview Instruments, Inc.,<sup>6</sup> to construe language of the asserted claims over which there is a  
7 dispute. At the hearing, in addition to the normal intrinsic evidence, the parties relied upon a prior  
8  
9  
10  
11

---

12 <sup>1</sup> The five Patents-in-Suit are U.S. Patent Nos. 5,809,336 (“the ‘336 Patent”), 5,784,584  
13 (“the ‘584 Patent”), 5,440,749 (“the ‘749 Patent”), 6,598,148 (“the ‘148 Patent”) and 5,530,890  
14 (“the ‘890 Patent”).

15 <sup>2</sup> The first of these now-consolidated actions was filed on February 8, 2008. Acer filed suit  
16 against Defendants seeking a judicial declaration that the ‘336 Patent, the ‘584 Patent and the ‘749  
17 Patent are invalid or are not infringed by Acer. (See Docket Item No. 1 in No. C 08-00877 JW.) On  
18 November 21, 2008, Defendants counterclaimed for infringement of the ‘336 Patent and the ‘749  
19 Patent. (See Docket Item No. 60 in No. C 08-00877 JW.) On February 9, 2009, Acer amended its  
20 complaint to add claims pertaining to the ‘148 Patent and the ‘890 Patent. (See Docket Item No. 98  
21 in No. C 08-00877 JW.) On February 24, 2009, Defendants counterclaimed with respect to those  
22 two patents. (See Docket Item No. 99 in No. C 08-00877 JW.)

23 <sup>3</sup> On February 8, 2008, HTC also filed suit seeking a judicial declaration that the ‘336  
24 Patent, the ‘584 Patent, the ‘749 Patent and the ‘148 Patent are invalid or are not infringed by HTC.  
25 (See Docket Item No. 1 in No. C 08-00882 JW.) On July 10, 2008, HTC amended its complaint to  
26 add claims pertaining to the ‘890 Patent. (See Docket Item No. 34 in No. C 08-00882 JW.) On  
27 November 21, 2008, Defendants counterclaimed with respect to each of those patents except for the  
28 ‘584 Patent. (See Docket Item No. 60 in No. C 08-00882 JW.)

<sup>4</sup> On December 1, 2008, Barco filed suit seeking a judicial declaration that the ‘584 Patent,  
the ‘749 Patent and the ‘890 Patent are invalid or are not infringed by Barco. (See Docket Item No.  
1 in No. C 08-05398 JW.) On February 17, 2009, Defendants counterclaimed for infringement with  
respect to the ‘749 Patent, the ‘890 Patent and the ‘336 Patent. (See Docket Item No. 27 in No. C  
08-05398 JW.)

<sup>5</sup> Judge Fogel ordered the cases related. (See Docket Item No. 21 in No. C 08-00882 JW;  
Docket Item No. 21 in No. C 08-05398 JW.) On September 1, 2011, this matter was reassigned  
from Judge Fogel to Chief Judge Ware. (See Docket Item No. 291 in No. C 08-00877 JW.)

<sup>6</sup> 517 U.S. 370 (1996).

1 claim construction order by Judge T. John Ward<sup>7</sup> and documentary material from reexamination  
2 proceedings.<sup>8</sup>

3 This Claim Construction Order sets forth the Court’s construction of disputed words and  
4 phrases tendered to the Court for construction.

## 5 **II. STANDARDS AND PROCEDURES FOR CLAIM CONSTRUCTION**

### 6 **A. General Principles of Claim Construction**

7 Claim construction is a matter of law, to be decided exclusively by the Court. Markman, 517  
8 U.S. at 387. In accordance with the Patent Local Rules of the Northern District, the parties submit  
9 their joint selection of the ten disputed terms that are significant in resolving the case as well as their  
10 proposed definitions for construction. See Patent L.R. 4-3. After the Markman hearing and upon  
11 consideration of the parties’ briefs, the Court issues an order construing the meaning of the disputed  
12 terms. The Court’s construction becomes the legally operative meaning of the disputed terms that  
13 governs further proceedings in the case. See Chimie v. PPG Indus., Inc., 402 F.3d 1371, 1377 (Fed.  
14

---

15 <sup>7</sup> In 2006, Defendants filed a patent infringement suit based upon three of the Patents-in-Suit  
16 in this matter—the ‘336 Patent, the ‘148 Patent and the ‘584 Patent—in the Eastern District of Texas.  
17 (See Order Denying Motions to Dismiss, to Transfer Venue, and to Stay at 3, Docket Item No. 47 in  
18 No. C 08-00877 JW (discussing the Texas action).) Defendants brought that action against  
19 unrelated third parties. (See id.) On June 15, 2007, Judge Ward issued a Claim Construction Order  
in the Texas action in which he construed some of the words and phrases from the three patents at  
issue in that case. See Tech. Props. Ltd. v. Matsushita Elec. Indus. Co., Ltd., 514 F. Supp. 2d 916  
(E.D. Tex. 2007).

20 <sup>8</sup> As of April 30, 2009, “a total of eleven reexamination proceedings had been initiated  
21 against the [Patents-in-Suit] in the United States Patent and Trademark Office (‘USPTO’).” (Order  
22 Granting in part Motion to Stay at 2-3, Docket Item No. 144 in No. C 08-00877 JW.) On June 17,  
2009, the Court granted in part motions to stay this action pending reexamination of several of the  
Patents-in-Suit. (See id.) On February 22, 2010, the Court lifted the stay. (See Docket Item No.  
156 in No. C 08-00877 JW.)

23 The reexamination certificate for the ‘749 Patent was issued on June 7, 2011. (See  
24 Declaration of James C. Otteson in Support of Defendants’ Opening Claim Construction Brief for  
the “Top Ten” Terms, hereafter, “Otteson Decl.,” Ex. BB, Ex Parte Reexamination Certificate,  
25 Docket Item No. 310-6.) The reexamination of the ‘749 Patent resulted in amendments to Claim 1,  
among others. Claim 1 of the ‘749 Patent—which includes multiple disputed terms—was amended to  
include the two “wherein” clauses. (See id.)

26 The reexamination certificate for the ‘336 Patent was issued on December 15, 2009. (See  
27 Otteson Decl., Ex. DD, Ex Parte Reexamination Certificate, Docket Item No. 310-8.) The  
reexamination of the ‘336 Patent resulted in amendments to Claims 1, 6 and 10, and the addition of  
Claim 11, among others. (Id.)

1 Cir. 2005). Although greater weight should always be given to the intrinsic evidence,<sup>9</sup> claim  
2 construction is a fluid process in which the Court may consider a number of extrinsic sources of  
3 evidence, so long as they do not contradict the intrinsic evidence. See Vitronics Corp. v.  
4 Conceptronic, Inc., 90 F.3d 1576, 1582-83 (Fed. Cir. 1996).

5 **B. Construction from the Viewpoint of an Ordinarily Skilled Artisan**

6 A patent's claims define the scope of the patent: the invention that the patentee may exclude  
7 others from practicing. Phillips, 415 F.3d at 1312. The Court generally gives the patent's claims  
8 their ordinary and customary meaning. In construing the ordinary and customary meaning of a  
9 patent claim, the Court does so from the viewpoint of a person of ordinary skill in the art at the time  
10 of the invention, which is considered to be the effective filing date of the patent application. Thus,  
11 the Court seeks to construe the patent claim in accordance with what a person of ordinary skill in the  
12 art would have understood the claim to have meant at the time the patent application was filed. This  
13 inquiry forms an objective baseline from which the Court begins its claim construction. Id. at 1313.

14 The Court proceeds from that baseline under the premise that a person of ordinary skill in the  
15 art would interpret claim language not only in the context of the particular claim in which the  
16 language appears, but also in the context of the entire patent specification of which it is a part.  
17 Phillips, 415 F.3d at 1313. Additionally, the Court considers that a person of ordinary skill in the art  
18 would consult the rest of the intrinsic record, including any surrounding claims, the drawings and the  
19 prosecution history, if it is in evidence. Id.; see also Teleflex, Inc. v. Fiso N. Am. Corp., 299 F.3d  
20 1313, 1324 (Fed. Cir. 2002). In reading the intrinsic evidence, a person of ordinary skill in the art  
21 would give consideration to whether the disputed term is a term commonly used in lay language, a  
22 technical term, or a term defined by the patentee.

23 **C. Commonly Used Terms**

24 In some cases, disputed claim language involves a commonly understood term that is readily  
25 apparent to the Court. In such a case, the Court considers that a person of ordinary skill in the art

26  
27 

---

<sup>9</sup> Phillips v. AWH Corp., 415 F.3d 1303, 1324 (Fed. Cir. 2005).

1 would give the term its widely accepted meaning, unless a specialized definition is stated in the  
2 patent specification or was stated by the patentee during prosecution of the patent. In articulating  
3 the widely accepted meaning of such a term, the Court may consult a general purpose dictionary.  
4 Phillips, 415 F.3d at 1314.

5 **D. Technical Terms**

6 If a disputed term is a technical term in the field of the invention, the Court considers that  
7 one of skill in the art would give the term its ordinary and customary meaning in that technical field,  
8 unless a specialized definition is stated in the specification or during prosecution of the patent.  
9 Phillips, 415 F.3d at 1314. In arriving at this definition, the Court may consult a technical art-  
10 specific dictionary or invite the parties to present testimony from experts in the field on the ordinary  
11 and customary definition of the technical term at the time of the invention. Id.

12 **E. Defined Terms**

13 It is well established that a patentee is free to act as his or her own lexicographer. See, e.g.,  
14 Process Control Corp. v. HydReclaim Corp., 190 F.3d 1350, 1357 (Fed. Cir. 1999). Acting as such,  
15 the patentee may use a term differently than a person of ordinary skill in the art would understand it,  
16 without the benefit of the patentee's definition. Vitronics Corp., 90 F.3d at 1582. Thus, the Court  
17 examines the claims and the intrinsic evidence to determine if the patentee used a term with a  
18 specialized meaning.

19 The Court regards a specialized definition of a term stated in the specification as highly  
20 persuasive of the meaning of the term as it is used in a claim. Phillips, 415 F.3d at 1316-17.  
21 However, the definition must be stated in clear words which make it apparent to the Court that the  
22 term has been defined. See id.; Vitronics Corp., 90 F.3d at 1582. If the definition is not clearly  
23 stated or cannot be reasonably inferred, the Court may decline to construe the term pending further  
24 proceedings. Statements made by the patentee in the prosecution of the patent application as to the  
25 scope of the invention may be considered when deciding the meaning of the claims. Microsoft  
26 Corp. v. Multi-Tech Systems, Inc., 357 F.3d 1340, 1349 (Fed. Cir. 2004). Accordingly, the Court

1 may also examine the prosecution history of the patent when considering whether to construe the  
2 claim term as having a specialized definition.

3 In construing claims, it is for the Court to determine the terms that require construction and  
4 those that do not. See U.S. Surgical Corp. v. Ethicon, Inc., 103 F.3d 1554, 1568 (Fed. Cir. 1997).  
5 Moreover, the Court is not required to adopt a construction of a term, even if the parties have  
6 stipulated to it. Pfizer, Inc. v. Teva Pharm. USA, Inc., 429 F.3d 1364, 1376 (Fed. Cir. 2005).  
7 Instead, the Court may arrive at its own constructions of claim terms, which may differ from the  
8 constructions proposed by the parties.

### 9 **III. DISCUSSION**

10 Pursuant to the Patent Local Rules, the parties have tendered ten terms that they have  
11 identified as significant to resolving these cases. The parties have asked the Court to consider the  
12 tendered words and phrases in a particular order. However, because the sequence in which the  
13 patents were issued might influence how a person of ordinary skill in the art would understand the  
14 patents, the Court will discuss the words and phrases in the order in which they appear in the  
15 Patents-in-Suit.<sup>10</sup>

#### 16 **A. '749 Patent**

17 The '749 Patent is entitled: "High Performance, Low Cost Microprocessor Architecture."

18 Claim 1 of the '749 Patent, as allowed after reexamination, provides:<sup>11</sup>

19 A microprocessor system, comprising a central processing unit integrated  
20 circuit, a memory external of said central processing unit integrated circuit, a  
21 bus connecting said central processing unit integrated circuit to said memory,  
22 and means connected to said bus for fetching instructions for said central  
23 processing unit integrated circuit on said bus from said memory, said means  
24 for fetching instructions being configured and connected to fetch **multiple  
sequential instructions** from said memory in parallel and **supply the  
multiple sequential instructions to said central processing unit integrated  
circuit during a single memory cycle**, said bus having a width at least equal  
to a number of bits in each of the instructions times a number of the

---

25 <sup>10</sup> Subject to further proceedings, the Court's construction of any particular term is presumed  
26 to apply consistently across all claims in the Patents-in-Suit in which the term appears. See, e.g.,  
Paragon Solutions, LLC v. Timex Corp., 566 F.3d 1075, 1087 (Fed. Cir. 2009).

27 <sup>11</sup> Unless otherwise indicated, all bold typeface is added by the Court for emphasis.

1 instructions fetched in parallel, said central processing unit integrated circuit  
2 including an arithmetic logic unit and **a first push down stack connected to**  
3 **said arithmetic logic unit**, said first push down stack including means for  
4 storing a top item connected to a first input of said arithmetic logic unit to  
5 provide the top item to the first input and means for storing a next item  
6 connected to a second input of said arithmetic logic unit to provide the next  
7 item to the second input, a remainder of said first push down stack being  
8 connected to said means for storing a next item to receive the next item from  
9 said means for storing a next item when pushed down in said push down  
10 stack, said arithmetic logic unit having an output connected to said means for  
11 storing a top item;  
12 wherein

13 the microprocessor system comprises an **instruction register**  
14 configured to store the multiple sequential instructions and from which  
15 instructions are accessed and decoded;  
16 and wherein

17 the means for fetching instructions being configured and connected to  
18 fetch multiple sequential instructions from said memory in parallel and supply  
19 the multiple sequential instructions to the central processing unit integrated  
20 circuit during a single memory cycle comprises supplying the multiple  
21 sequential instructions in parallel to said instruction register during the same  
22 memory cycle in which the multiple sequential instructions are fetched.

23 Claim 1 recites a microprocessor system. The parties have tendered for construction a  
24 number of words and phrases used in Claim 1.

25 **1. “multiple sequential instructions”**

26 Claim 1 recites that the system comprises, among other components, a “means for fetching”<sup>12</sup>  
27 that is configured to fetch “multiple sequential instructions.” The parties tender for construction the  
28 phrase “multiple sequential instructions.”

Upon review, the Court finds that this phrase is composed of commonly used words that  
have a plain and ordinary meaning. There is nothing in the claim or written description that would  
lead a person of ordinary skill in the art to conclude that the inventors intended to use the phrase  
with anything other than its plain and ordinary meaning. In particular, the Court finds that the word  
“multiple” would have been understood, by a person of ordinary skill in the art, to mean “two or  
more,” while the phrase “sequential instructions” would have been understood to mean “computer

---

<sup>12</sup> For convenience, the Court will refer to this “means” as the “means for fetching limitation.”

1 instruction in a sequential order.” Therefore, at this time, the Court declines to use any different  
2 words or phrases to construe the phrase “multiple sequential instructions.”

3 **2. “. . . configured and connected to . . . supply multiple sequential instructions to**  
4 **central processing unit integrated circuit during a single memory cycle”**

5 Claim 1 recites that the “means for fetching” is configured and connected to supply multiple  
6 sequential instructions to the central processing unit “during a single memory cycle.” The parties  
7 request the Court to decide what, if any, effect the reexamination proceedings had on the meaning of  
8 the phrase “during a single memory cycle.”<sup>13</sup> Specifically, the issue tendered to the Court is whether  
9 the phrase should be defined as requiring a “prefetch buffer.”

10 During reexamination, the inventors, in referring to the phrase “during a single memory  
11 cycle,” defended allowance of the claim over a prior art reference known as “Edwards” by stating  
12 the following:

13 Edwards describes the way the Transputer decodes and executes instructions. As described  
14 in Edwards, see, e.g., Fig. 8, below, instructions are supplied to a one-instruction-wide  
15 instruction buffer, one at a time, and are there decoded. Fetching multiple instructions into a  
16 prefetch buffer and then supplying them one at a time is not sufficient to meet the claim  
17 limitation—the supplying of “multiple sequential instructions to a CPU during a single  
18 memory cycle.”<sup>14</sup>

19 Upon review, the Court does not find that the cited statements constitute a basis for  
20  
21  
22  
23  
24  
25  
26  
27  
28  
construing the language of Claim 1 to include the presence or configuration of a prefetch buffer.<sup>15</sup>

---

21 <sup>13</sup> (See, e.g., Plaintiffs’ Consolidated Responsive Claim Construction Brief at 26-28,  
22 hereafter, “Plaintiffs’ Brief,” Docket Item No. 315 in No. C 08-00877 JW.)

23 <sup>14</sup> (See Declaration of Kyle Chen in Support of Plaintiffs’ Consolidated Responsive Claim  
24 Construction Brief, hereafter, “Chen Decl.,” Ex. 16, Amendment in Response to Non Final Office  
25 Action in Ex Parte Reexamination Proceedings at 26, Docket Item No. 316-16.)

26 <sup>15</sup> Plaintiffs cite to three additional statements made by the inventors that purportedly  
27 contain similar disavowals. (See Plaintiffs’ Brief at 27-28.) However, the Court finds that none of  
28 these cited statements refer to a “prefetch buffer.” Further, each cited statement expressly  
distinguishes the alleged invention from the prior art reference on the same basis, namely, that the  
instructions are supplied to the CPU “during a single memory cycle.” (*Id.*)

1 Having disposed of the only issue tendered with respect to this phrase, the Court declines to further  
2 construe it.<sup>16</sup>

3 **3. “push down stack connected to said arithmetic logic unit”**

4 Claim 1 recites a central processing unit integrated circuit including an arithmetic logic unit  
5 and “a first push down stack connected to said arithmetic logic unit.” The parties tender for  
6 construction the phrase “push down stack connected to said arithmetic logic unit.”

7 As to this phrase, the Court finds that a person of ordinary skill in the art reading the ‘749  
8 Patent would understand the phrase “push down stack” to mean a last-in, first-out (“LIFO”) data  
9 storage structure, in which the last item placed (pushed) onto the stack is the first item removed  
10 (popped) from the stack.<sup>17</sup> Further, the Court finds that a person of ordinary skill in the art at the  
11 time of the invention would understand that a “push down stack” can be implemented using a  
12 dedicated top-of-stack register or a logical stack “pointer” to indicate the “top of the stack” element  
13 regardless of its location. For example, the written description discusses stack pointers 102 and 104  
14 in Fig. 2.<sup>18</sup>

15 Finally, with respect to this phrase, the parties dispute whether the “connected to” language  
16 should be construed as “directly connected to” or “physically connected to.” The claim requires that  
17 the push down stack be “connected” to the arithmetic logic unit. The Court finds that a person of  
18

---

19 <sup>16</sup> The parties did not request the Court to construe the meaning of the phrase “during a  
20 single memory cycle.”

21 <sup>17</sup> See, e.g., MODERN DICTIONARY OF ELECTRONICS 603 (7th ed. 1999) (defining a  
22 “pushdown stack” as a “circuit that operates in the reverse of a shift register,” and explaining that  
23 “[w]hereas[] a shift register is a first-in first-out (FIFO) circuit, pushdown stacks are last-in, first-out  
24 (LIFO) memories. When data is requested, the stack will read the last data stored, and all other data  
25 will move one step closer to the output. Unless memory is emptied, the first data in will never be  
retrieved.”). The same source alternatively defines a “pushdown stack” as “[e]ssentially a last-in,  
first-out buffer” in which, “[a]s data is added, the stack moves down with the last item, added [sic]  
taking the top position. *Id.* Thus, the “[s]tack height varies with the number of stored items,  
increasing or decreasing with the entering or retrieving of data. The words push (move down) and  
pop (retrieve the most recently stoked [sic] item) are used to describe its operation.” *Id.*

26 <sup>18</sup> Referring to Fig. 2, the specification states: “Stack pointer 102, return stack pointer 104,  
27 mode register 106 and instruction register 108 are also connected to the internal data bus 90 by lines  
110, 112, 114 and 116, respectively.” (See ‘749 Patent, Col. 6:39-42.)

1 ordinary skill in the art would understand that the stack might be implemented using “pointers,”  
2 which negates the need to connect the stack directly or physically to the arithmetic logic unit.<sup>19</sup>  
3 Therefore, the Court declines to add as a limitation that the connection must be direct or physical.

4 Accordingly, the Court construes the phrase “push down stack connected to said arithmetic  
5 logic unit” to mean:

6 **a last-in-first-out data storage element connected to the arithmetic logic unit.**

7 **4. “instruction register”**

8 Claim 1 contains two “wherein” clauses. With respect to the first “wherein” clause, the  
9 parties tender for construction the phrase “wherein the microprocessor system comprises an  
10 instruction register.”<sup>20</sup>

11 In computer systems, the phrase “instruction register” has a plain and ordinary meaning,  
12 namely, a “register in a central processing unit that holds the address of the next instruction to be  
13 executed.”<sup>21</sup> A person of ordinary skill in the art reading the written description would understand  
14 that the inventors are using the phrase with its plain and ordinary meaning:

15 Instruction register 108 receives four 8-bit byte instruction words 1-4 on 32-bit  
16 internal data bus 90.

17 (‘749 Patent, Col. 7:53-55.)<sup>22</sup>

18 The parties have drawn the Court’s attention to a related term that was construed by Judge  
19 Ward and that was subsequently affirmed by the Federal Circuit. Judge Ward’s construction related  
20 to phrases such as “instruction groups” and “operand” in Claim 29 of the ‘584 Patent. See Tech.

---

21 <sup>19</sup> See MODERN DICTIONARY OF ELECTRONICS 603 (7th ed. 1999) (“In actual practice, a  
22 hardware-implemented pushdown stack is a collection of registers with a counter that serves as a  
23 pointer to indicate the most recently loaded register. Registers are unloaded in the reverse of the  
sequence in which they were loaded.”).

24 <sup>20</sup> The Court notes that both the body of the claim and the first “wherein” clause disclose a  
25 microprocessor system *comprising* recited limitations. However, conventional claim language  
would have the wherein clause formatted to provide that “the microprocessor system *further*  
comprises . . .” to avoid any confusion between the wherein clause and the body of the claim.

26 <sup>21</sup> See MICROSOFT COMPUTER DICTIONARY 276 (5th ed. 2002).

27 <sup>22</sup> The Court notes that the phrase “8-bit byte” is unusual and appears to be redundant.

1 Props. Ltd., 514 F. Supp. 2d at 931-34. The claims of the ‘584 Patent deal specifically with an  
2 embodiment that includes “variable width operands.” (See ‘584 Patent, Col. 16:7-26.) This  
3 particular embodiment requires all operands to be right justified in the instruction register so that the  
4 microprocessor can quickly locate the operands of variable width without the need “to specify the  
5 different operand sizes.” (See ‘584 Patent, Col. 16:24-26.) However, unlike Claim 29 of the ‘584  
6 Patent, Claim 1 of the ‘749 Patent does not contain such phrases. Thus, the Court does not find  
7 Judge Ward’s construction pertinent.

8 Because the Court finds that the language of the claim has been used with its plain and  
9 ordinary meaning, the Court declines to further construe it.<sup>23</sup>

10 **B. ‘890 Patent**

11 Claim 11 of the ‘890 Patent<sup>24</sup> provides:

12 A microprocessor, which comprises a main central processing unit and a  
13 **separate direct memory access central processing unit** in a single  
14 integrated circuit comprising said microprocessor, said main central  
15 processing unit having an arithmetic logic unit, a first push down stack with a  
16 top item register and a next item register, connected to provide inputs to said  
17 arithmetic logic unit, an output of said arithmetic logic unit being connected  
18 to said top item register, said top item register also being connected to provide  
19 inputs to an internal data bus, said internal data bus being bidirectionally  
20 connected to a loop counter, said loop counter being connected to a  
decrementer, said internal data bus being bidirectionally connected to a stack  
pointer, return stack pointer, mode register and instruction register, said stack  
pointer pointing into said first push down stack, said internal data bus being  
connected to a memory controller, to a Y register of a return push down stack,  
an X register and a program counter, said Y register, X register and program  
counter providing outputs to an internal address bus, said internal address bus  
providing inputs to said memory controller and to an incrementer, said

---

21 <sup>23</sup> The Court notes that in a summary of an in-person interview with the examiner issued on  
22 October 25, 1994, the examiner noted with respect to Claim 1: “operand width is variable and right  
23 adjusted.” (See Chen Decl., Ex. 19, Examiner Interview Summary Record, Docket Item No. 316-  
24 20.) The statement appears to have been made in an attempt to distinguish prior art known as  
25 “Boufarah,” and the Court finds that it may potentially impose a limitation on the type of operands  
that are to be used and the positioning of the operands in the instruction register. The Court finds  
that a full understanding of the meaning of this statement and the events that gave rise to it might be  
relevant to the present analysis. Thus, the Court finds that it would benefit from further briefing as  
to this issue, as discussed below.

26 <sup>24</sup> The ‘890 Patent and the ‘336 Patent were filed on the same day. However, the ‘890  
27 Patent was issued earlier than the ‘336 Patent. (See Chen Decl. ¶¶ 2, 12 (stating that the ‘890 Patent  
was issued on June 25, 1996, while the ‘336 Patent was issued on September 15, 1998).)

1 incrementer being connected to said internal data bus, said direct memory  
2 access central processing unit providing inputs to said memory controller, said  
3 memory controller having an address/data bus and a plurality of control lines  
4 for connection to a random access memory.

5 The parties tender for construction the phrase “separate direct memory access central  
6 processing unit.”

7 Claim 11 provides two separate central<sup>25</sup> processing units (“CPU”): a “main” CPU and a  
8 “direct memory access” (“DMA”) CPU. The Court finds that a person of ordinary skill in the art  
9 would understand “CPU” to mean a unit of a computing system that fetches, decodes, and executes  
10 programmed instructions.<sup>26</sup> In the written description, the inventors use the term CPU consistently  
11 with its plain and ordinary meaning.<sup>27</sup>

12 Further, the written description criticizes “[c]onventional microprocessors” that use “DMA  
13 controllers” because “some processing by the main central processing unit (CPU) of the  
14 microprocessor is required.”<sup>28</sup> With respect to the DMA CPU, the written description states that an  
15 object of the invention is to provide a microprocessor “in which DMA does not require use of the  
16 main CPU during DMA requests and responses and which provides very rapid DMA response with  
17 predictable response times.”<sup>29</sup>

---

18  
19  
20 <sup>25</sup> The parties agree that a person of ordinary skill would understand “central” processing  
21 unit to refer to a processing unit, and that the word “central” does not necessarily connote the  
22 primary processor in a particular hierarchy.

23 <sup>26</sup> See, e.g., MODERN DICTIONARY OF ELECTRONICS 107 (7th ed. 1999) (defining a CPU as  
24 “[t]hat unit of a computing system that fetches, decodes, and executes programmed instructions and  
25 maintains the status of results as the program is executed”).

26 <sup>27</sup> (See, e.g., ‘890 Patent, Col. 8:22-24 (“The DMA CPU 72 controls itself and has the ability  
27 to fetch and execute instructions. It operates as a co-processor to the main CPU 70 (FIG. 2) for time  
28 specific processing.”).)

<sup>28</sup> (‘890 Patent, Col. 1:52-58.)

<sup>29</sup> (‘890 Patent, Col. 2:2-5.)

1 Accordingly, the Court construes the term “separate direct memory access central processing  
2 unit” to mean:

3 **a central processing unit that accesses memory and that fetches and executes**  
4 **instructions directly, separately, and independently of the main central**  
5 **processing unit.**

6 **C. ‘336 Patent**

7 **1. Claim 1**

8 Claim 1 of the ‘336 Patent provides:

9 A microprocessor system, comprising  
10 a single integrated circuit including a central processing unit  
11 and an **entire ring oscillator variable speed system clock** in said  
12 single integrated circuit and connected to said central processing unit  
13 for clocking said central processing unit,  
14 said central processing unit and said ring oscillator variable  
15 speed system clock each including a plurality of electronic devices  
16 correspondingly constructed of the same process technology with  
17 corresponding manufacturing variations,  
18 a processing frequency capability of said central processing  
19 unit and a speed of said ring oscillator variable speed system clock  
20 varying together due to said manufacturing variations and due to at  
21 least operating voltage and temperature of said single integrated  
22 circuit;  
23 an on-chip input/output interface connected to exchange  
24 coupling control signals, addresses and data with said central  
25 processing unit; and  
26 a second clock independent of said ring oscillator variable  
27 speed system clock connected to said input/output interface, wherein a  
28 clock signal of said second clock originates from a source other than  
said ring oscillator variable speed system clock.

The parties tender the phrase “ring oscillator” for construction.

Upon review, the Court finds that one of ordinary skill in the art would understand the phrase  
“ring oscillator” to mean: “interconnected electronic components comprising multiple odd numbers  
of inverters arranged in a loop.”<sup>30</sup> When a voltage is applied, the ring oscillator generates signals  
that are used by the processing unit to regulate the timing of its operations. In contrast with a circuit

---

<sup>30</sup> The parties agree that a “ring oscillator” is “an oscillator having a multiple, odd number of  
inversions arranged in a loop,” which is the construction arrived at by Judge Ward in the Texas  
action, though they disagree about whether additional limitations should be added to Judge Ward’s  
construction of the term. (See Plaintiffs’ Brief at 3; Defendants’ Opening Claim Construction Brief  
for the “Top Ten” Terms at 16-17, Docket Item No. 310 in No. C 08-00877 JW.)

1 that receives its timing signal from an external clock, a person of ordinary skill in the art reading the  
2 patent would understand that Claim 1 claims a “single integrated circuit,” fabricated so as to include  
3 a “ring oscillator.”

4 At issue is whether the phrase “ring oscillator” should be given a specialized meaning based  
5 on statements made by the inventors during reexamination of Claims 4 and 8 of the ‘148 Patent.<sup>31</sup>

6 Claim 4 of the ‘148 Patent claims in pertinent part:

7 A microprocessor integrated circuit comprising . . . a ring oscillator  
8 having a variable output frequency, wherein the ring oscillator  
9 provides a system clock to the processing unit, the ring oscillator  
10 disposed on said integrated circuit substrate.

11 Claim 8 of the ‘148 Patent has a similarly worded limitation.

12 During reexamination, the examiner reviewed the allowance of Claims 4 and 8 over U.S.  
13 Patent No. 4,689,581 (“Talbot”). The Talbot Patent, which is entitled “Integrated Circuit Phase  
14 Locked Loop Timing Apparatus,” claims:

15 an integrated circuit device . . . and a timing apparatus . . . formed on a  
16 common single chip, said timing apparatus comprising a phase locked  
17 loop [comprising, *inter alia*] a voltage controlled oscillator arranged to  
18 be controlled by [a] voltage signal to produce [an] output timing signal  
19 at its output.

20 (Talbot, Col. 10:48-11:9.)

21 Preliminarily, the examiner rejected Claims 4 and 8 of the ‘148 Patent as unpatentable over  
22 Talbot. During the course of reexamination proceedings, the examiner conducted an interview with  
23 the patent owner and discussed whether Claims 4 and 8 were allowable over Talbot.<sup>32</sup> Afterward,  
24  
25  
26

---

27 <sup>31</sup> Because the ‘148 Patent shares the same specification with the ‘336 Patent and is directly  
28 related to the other three Patents-in-Suit, the Court finds that any representation regarding similar  
terms made by the inventors during the prosecution of the ‘148 Patent is relevant to its consideration  
and construction of the terms in the ‘336 Patent. See Microsoft Corp. v. Multi-Tech Sys., Inc., 357  
F.3d 1340, 1350 (Fed. Cir. 2004) (“Any statement of the patentee in the prosecution of a related  
application as to the scope of the invention would be relevant to claim construction.”).

<sup>32</sup> (See Otteson Decl., Ex. X, Ex Parte Reexamination Interview Summary, Docket Item No.  
310-2.)

1 the examiner prepared and sent to the patent owner an “Interview Summary.”<sup>33</sup> Specifically, with  
2 respect to the discussion of Talbot, the examiner wrote:

3 Continuing, the patent owner further argued that the reference of Talbot does  
4 not teach of a “ring oscillator.” The patent owner discussed features of a ring  
5 oscillator, such as being **non-controllable**, and being **variable based on the**  
6 **environment. The patent owner argued that these features distinguish**  
7 **over what Talbot teaches.** The examiner will reconsider the current  
8 rejection based on a forthcoming response, which will include arguments  
9 similar to what was discussed.<sup>34</sup>

7 In its post-interview submission, the patent owner reiterated the contention that the claim  
8 should be allowed because Talbot disclosed a “voltage-controlled oscillator” and not the “ring  
9 oscillator” disclosed in the claim:

10 Further, Talbot does not teach, disclose, or suggest the ring oscillator  
11 recited in claim 4. The Examiner cited col. 3, ll. 26-36, and oscillator  
12 circuit 12 shown in FIG. 1 of Talbot as teaching the recited ring  
13 oscillator. Talbot discusses a voltage-controlled oscillator (VCO) 12,  
14 but does not teach or disclose a ring oscillator.<sup>35</sup>

13 During the course of these claim construction proceedings, the inventors have continued to  
14 maintain that Talbot was overcome during reexamination because it does not disclose a “ring  
15 oscillator.”<sup>36</sup>

---

17 <sup>33</sup> An examiner’s interview summary may serve as a basis for finding a prosecution  
18 disclaimer that narrows the claim scope. See, e.g., Rheox, Inc. v. Entact, Inc., 276 F.3d 1319, 1322  
19 (Fed. Cir. 2002); Biovail Corp. Int’l v. Andrx Pharms., Inc., 239 F.3d 1297, 1302-04 (Fed. Cir.  
20 2001).

20 <sup>34</sup> (See Chen Decl., Ex. 4, Ex Parte Reexamination Interview Summary, Docket Item No.  
21 316-4 (emphasis added).)

21 <sup>35</sup> (Otteson Decl., Ex. Y, Remarks/Arguments at 11, hereafter, “Remarks,” Docket Item No.  
22 310-3.)

23 <sup>36</sup> For instance, Defendants argued during the Markman hearing that the inventors’ written  
24 submission distinguished the Talbot reference because Talbot lacked a ring oscillator and never  
25 mentioned a requirement of “non-controllability.” Further, Defendants also refer to the inventors’  
26 written response on February 21, 2008, which states:

25 Further, **Talbot does not teach, disclose, or suggest the ring oscillator** recited in claim 4.  
26 ... Talbot discusses a voltage-controlled oscillator (VCO) 12, but **does not teach or disclose**  
27 **a ring oscillator.** Talbot provides two different implementations of the VCO 12 in FIGS. 3-  
28 4, **neither one of which is a ring oscillator.** Talbot refers to the oscillator of FIG. 3 as a  
“frequency controlled oscillator” (col. 7, ll. 21-22) and the oscillator of FIG. 4 simply as a  
“voltage controlled oscillator” (col. 8, ll. 59-65). As the sole inventor of the cited reference,

1           The Court has examined the Talbot patent. Although the component is, indeed, referred to as  
2 a “voltage-controlled oscillator,” declarations and other extrinsic materials that have been tendered  
3 during the claim construction proceedings call into question the validity of the inventors’ contention  
4 to the PTO and to this Court that the “ring oscillator” is different from the “voltage-controlled  
5 oscillator” disclosed in Talbot. On the one hand, the Court has received extrinsic evidence that the  
6 voltage-controlled oscillator disclosed in Talbot *is* a ring oscillator. On the other hand, arguments  
7 have been submitted claiming that the voltage-controlled oscillator of Talbot *is not* a ring  
8 oscillator.<sup>37</sup>

9           Under clear Federal Circuit law, a submission made by an inventor during reexamination is  
10 regarded as a disavowal only if the court finds that the allegedly disavowing statement is “so clear as  
11 to show reasonable clarity and deliberateness, and so unmistakable as to show unambiguous  
12 evidence of disclaimer.” Omega Eng’g, Inc. v. Raytek Corp., 334 F.3d 1314, 1325 (Fed. Cir. 2003)  
13 (citations omitted).

14           Here, before arriving at a decision on the definition of the phrase “ring oscillator” in the  
15 context of the Talbot reference, the Court finds that it would benefit from further briefing. In the  
16 supplement briefs, the declarants shall fully articulate the technical basis for their opinions with  
17 respect to whether the voltage-controlled oscillator disclosed in Talbot is or is not a ring oscillator.  
18 The Court will return to the construction of the phrase “ring oscillator” following the completion of  
19 the supplement briefing.

---

21           Talbot presumably possesses at least ordinary skill in the art, yet Talbot did not characterize  
22 either of the disclosed oscillators as ring oscillators. Applicants respectfully assert that the  
23 reason they were not characterized by Talbot as ring oscillators is because **they are not ring**  
24 **oscillators**. For at least the foregoing reasons, **Talbot does not teach, disclose, or suggest a**  
**ring oscillator** as recited in the claims. (Remarks at 11 (emphases added).)

25           <sup>37</sup> This issue is important to claim construction, because it is relevant to understanding in  
26 what manner the ring oscillator is “non-controllable,” as distinguished from the voltage-controlled  
27 oscillator disclosed in Talbot. Resolving this conflict might affect how the Court approaches issues  
28 with respect to the validity of the patent claim at issue.

1           **2.     Claim 6**

2           Claim 6 of the '336 Patent provides:

3                     A microprocessor system comprising:

4                             a central processing unit disposed upon an integrated circuit  
5                             substrate, said central processing unit operating at a processing  
6                             frequency and being constructed of a first plurality of electronic  
7                             devices;

8                             an entire oscillator disposed upon said integrated circuit  
9                             substrate and connected to said central processing unit, said oscillator  
10                            **clocking said central processing unit** at a clock rate and being  
11                            constructed of a second plurality of electronic devices, thus varying  
12                            the processing frequency of said first plurality of electronic devices  
13                            and the clock rate of said second plurality of electronic devices in the  
14                            same way **as a function of parameter variation** in one or more  
15                            fabrication or operational parameters associated with said integrated  
16                            circuit substrate, thereby enabling said processing frequency to track  
17                            said clock rate in response to said parameter variation; an on-chip  
18                            input/output interface, connected between said central processing unit  
19                            and an off-chip external memory bus, for facilitating exchanging  
20                            coupling control signals, addresses and data with said central  
21                            processing unit; and

22                            an off-chip external clock, independent of said oscillator,  
23                            connected to said input/output interface wherein said off-chip external  
24                            clock is operative at a frequency independent of a clock frequency of  
25                            said oscillator and wherein a clock signal from said off-chip external  
26                            clock originates from a source other than said oscillator.

27                   **a.     “clocking said central processing unit”**

28                   The parties tender for construction the phrase “clocking said central processing unit.”

                  Upon review, the Court finds that to one of ordinary skill in the art, the plain and ordinary  
                  meaning of “clocking said central processing unit” is to provide a clock signal to the central  
                  processing unit.

                  A further issue tendered with respect to this phrase is whether, based on the written  
                  description, the construction should include a limitation of the maximum or optimum frequency of  
                  the “clocking” function. In the written description of the '336 Patent, the phrase “maximum  
                  frequency possible” is used with respect to an embodiment.<sup>38</sup> A description of an embodiment in the  
                  specification may not be imposed as a limitation “unless the patentee has demonstrated a clear

---

<sup>38</sup> (See '336 Patent, Col. 16:67-17:2 (stating that “[b]y deriving system timing from the ring oscillator 430, CPU 70 will always execute at the maximum frequency possible, but never too fast.”).)

1 intention to limit the claim scope using ‘words or expressions of manifest exclusion or restriction.’”  
2 Innova/Pure Water, Inc. v. Safari Water Filtration Sys., Inc., 381 F.3d 1111, 1117 (Fed. Cir. 2004)  
3 (citation omitted). Here, the Court finds that the cited language does not demonstrate “a clear  
4 intention to limit the claim scope.” Id.

5 Accordingly, the Court construes “clocking said central processing unit” to mean:  
6 **providing a timing signal to said central processing unit.**

7 **b. “as a function of parameter variation”**

8 The parties tender for construction the phrase “as a function of parameter variation.” The  
9 full phrase is: “thus varying the processing frequency of said first plurality of electronic devices and  
10 the clock rate of said second plurality of electronic devices in the same way **as a function of**  
11 **parameter variation.**”

12 The disputed issue is whether the phrase requires a mathematical type predetermined  
13 functional relationship. Upon review, the Court finds that a person of ordinary skill in the art  
14 reading the patent would understand that the phrase “as a function of” is describing a variable that  
15 depends on and varies with another.<sup>39</sup> Because neither the written description nor the prosecution  
16 history provide a basis for concluding that the phrase should be limited to a narrower definition of an  
17 exact mathematical type functional relationship, the Court declines to do so. Having resolved the  
18 only dispute tendered with respect to this phrase, the Court declines to construe it further.

19 **3. Claim 10**

20 Claim 10 of the ‘336 Patent provides:

21 In a microprocessor system including a central processing unit, a  
22 method for clocking said central processing unit comprising the steps  
23 of:  
24 providing said central processing unit upon an integrated  
25 circuit substrate, said central processing unit being constructed of a

---

25 <sup>39</sup> The Court observes that “function” is a very broad term. See, e.g., MODERN DICTIONARY  
26 OF ELECTRONICS 311-12 (7th ed. 1999) (defining “function” as, *inter alia*, a “quantity of value that  
27 depends on the value of one or more other quantities” or a “specific purpose of an entity, or its  
28 characteristic action,” and defining a number of phrases that include the term “function,” such as  
“function codes,” “function keys” and a “function table”).

1 first plurality of transistors and being operative at a processing  
2 frequency;  
3 **providing an entire variable speed clock disposed upon said**  
4 **integrated circuit substrate**, said variable speed clock being  
5 constructed of a second plurality of transistors;  
6 clocking said central processing unit at a clock rate using said  
7 variable speed clock with said central processing unit being clocked  
8 by said variable speed clock at a variable frequency dependent upon  
9 variation in one or more fabrication or operational parameters  
10 associated with said integrated circuit substrate, said processing  
11 frequency and said clock rate varying in the same way relative to said  
12 variation in said one or more fabrication or operational parameters  
13 associated with said integrated circuit substrate;  
14 connecting an on-chip input/output interface between said  
15 central processing unit and an off-chip external memory bus, and  
16 exchanging coupling control signals, addresses and data between said  
17 input/output interface and said central processing unit; and  
18 clocking said input/output interface using an off-chip external  
19 clock wherein said off-chip external clock is operative at a frequency  
20 independent of a clock frequency of said variable speed clock and  
21 wherein a clock signal from said off-chip external clock originates  
22 from a source other than said variable speed clock.

23 The parties have tendered for construction the phrase “providing an entire variable speed  
24 clock disposed upon said integrated circuit substrate.” There are two issues that are tendered with  
25 respect to this language. First, there is a dispute over whether the “variable speed clock” should be  
26 defined as limited to a ring oscillator. Here, the Court observes that, in other claims, the inventor  
27 discusses a “ring oscillator” as a variable speed system clock. Nonetheless, with respect to this  
28 Claim, the Court declines to limit the broader phrase found in Claim 10 to a ring oscillator only.

Second, the parties tender a dispute over the degree of independence between the signal of  
the “variable speed clock” and any external reference signal. However, upon review the Court finds  
that this dispute is not pertinent to the construction of the tendered phrase.

Accordingly, the Court construes “providing an entire variable speed clock disposed upon  
said integrated circuit substrate” to mean:

**Providing a variable speed clock that is located entirely on the same  
semiconductor substrate as the central processing unit.**

1           **4.     Claim 11**

2           Claim 11 of the '336 Patent provides:

3                   A microprocessor system, comprising a single integrated circuit  
4                   including a central processing unit and an entire ring oscillator  
5                   variable speed system clock in said single integrated circuit and  
6                   connected to said central processing unit for clocking said central  
7                   processing unit, said central processing unit and said ring oscillator  
8                   variable speed system clock each including a plurality of electronic  
9                   devices correspondingly constructed of the same process technology  
10                  with corresponding manufacturing variations, a processing frequency  
11                  capability of said central processing unit and a speed of said ring  
12                  oscillator variable speed system clock varying together due to said  
13                  manufacturing variations and due to at least operating voltage and  
14                  temperature of said single integrated circuit; an on-chip input/output  
15                  interface connected to exchange coupling control signals, addresses  
16                  and data with said central processing unit; and a second clock  
17                  independent of said ring oscillator variable speed system clock  
18                  connected to said input/output interface, **wherein said central  
19                  processing unit operates asynchronously to said input/output  
20                  interface.**

21                  The parties tender for construction the phrase “wherein said central processing unit operates  
22                  asynchronously to said input/output interface.”

23                  Claim 11 discloses a microprocessor system comprising, among others, a central processing  
24                  unit and an entire ring oscillator variable speed system clock connected to said central processing  
25                  unit, an on-chip input/output interface, and “a second clock independent of said ring oscillator  
26                  variable speed system clock” connected to said input/output interface. The subject phrase is  
27                  contained in a “wherein” clause that describes the relationship between the timing control signal of  
28                  the central processing unit and the timing signal of the on-chip input/output interface. The claim  
29                  discloses that the central processing unit operates “asynchronously” to the input/output interface.

30                  The written description is silent as to whether there is or can be *any* timing relationship  
31                  between the central processing unit and the input/output interface or between their respective clocks.

32                  The inventors first introduced the term “operates asynchronously to” during the  
33                  re-examination of the '336 Patent in order to “clarify the meaning of ‘independent’ as recited in the

1 claims.”<sup>40</sup> The examiner had focused on a reference known as “Kato” that purported to show two  
2 clock signals that are “in synchronism with each other.” (*Id.* at 19.) The inventors explained that  
3 “Kato does not reveal any teaching that any of the components of the data processing circuit operate  
4 asynchronously with each other.” (*Id.*) In support of the “independent” and “asynchronous” nature  
5 of its clocks, the inventors cited a textbook that describes what an asynchronous system is:

6 *An asynchronous system is one containing two or more independent clock signals.*  
7 *So long as each clock drives independent logic circuitry, such a system is effectively*  
8 *a collection of independent synchronous systems. **The logical combination of***  
9 ***signals derived from independent clocks, however, poses difficulty because of the***  
10 ***unpredictability of their phase relationship.***<sup>41</sup>

11 Reading this prosecution history, a person of ordinary skill would understand that the word  
12 “asynchronously”<sup>42</sup> means that the timing signal from one clock is independent from and not derived  
13 from the other clock such that a phase relationship between the two clocks is not readily predictable.

14 Accordingly, the Court construes “wherein said central processing unit operates  
15 asynchronously to said input/output interface” to mean:

16 **the timing control of the central processing unit operates independently of and is**  
17 **not derived from the timing control of the input/output interface such that there**  
18 **is no readily predictable phase relationship between them.**

#### 19 IV. CONCLUSION

20 The Court has construed the phrases and terms tendered for construction.

21 On or before **June 29, 2012**, the parties shall meet and confer and file a Joint Statement  
22 addressing the following issues:

---

23 <sup>40</sup> (*See* Declaration of Eugene Mar in Support of Defendants’ Opening Claim Construction  
24 Brief, Ex. G, In re Ex Parte Reexamination of U.S. Patent No. 5,809,336 at 17, Docket Item No.  
25 213-2.)


26 <sup>41</sup> (*Id.* (citing STEPHEN A. WARD & ROBERT H. HALSTEAD, JR., COMPUTATION STRUCTURES  
27 93 (1990)) (emphasis added).)

28 <sup>42</sup> One source provides nine different meanings for the term “asynchronous.” *See* MODERN  
DICTIONARY OF ELECTRONICS 40 (7th ed. 1999) (defining the term, *inter alia*, as a “communication  
method in which data is sent when it is ready without being referenced to a timing clock, rather than  
waiting until the receiver signals that it is ready to receive” or as referring to “computer program  
execution [that is] unexpected or unpredictable with respect to the instruction sequence”).

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28

- (1) A proposed schedule for supplemental briefs consistent with the terms of this Order;
- (2) In light of the Court's impending retirement,<sup>43</sup> the Court proposes to assign this case to Magistrate Judge Grewal. In their Statement, the parties shall state whether they jointly consent to having this case immediately reassigned to Judge Grewal. In the event the parties do not consent to the immediate reassignment, the case will remain with Judge Ware and be subject to reassignment in due course.

Dated: June 12, 2012

  
\_\_\_\_\_  
JAMES WARE  
United States District Chief Judge

---

<sup>43</sup> On April 28, 2012, Chief Judge Ware announced that he plans to “retire in August 2012 as the terms of his current law clerks come to an end.” See Chief Judge Ware Announces Transition, available at <http://www.cand.uscourts.gov/news/82>.

1 **THIS IS TO CERTIFY THAT COPIES OF THIS ORDER HAVE BEEN DELIVERED TO:**

- 2 Deepak Gupta dgupta@fbm.com  
Eugene Y. Mar emar@fbm.com  
3 Harold H. Davis harold.davis@klgates.com  
James Carl Otteson jim@agilityiplaw.com  
4 Jas S Dhillon jas.dhillon@klgates.com  
Jeffrey M. Fisher jfisher@fbm.com  
5 Jeffrey Michael Ratinoff jeffrey.ratinoff@klgates.com  
John L. Cooper jcooper@fbm.com  
6 Kyle Dakai Chen kyle.chen@cooley.com  
Mark R. Weinstein mweinstein@cooley.com  
7 Michelle Gail Breit mbreit@agilityiplaw.com  
Nan E. Joesten njoesten@fbm.com  
8 Paul A. Alsdorf palsdorf@fbm.com  
Samuel Citron O'Rourke eupton@whitecase.com  
9 Stephanie Powers Skaff sskaff@fbm.com  
Timothy Paar Walker timothy.walker@klgates.com  
10 William Sloan Coats william.coats@kayescholer.com

11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28

**Dated: June 12, 2012**

**Richard W. Wieking, Clerk**

By:           /s/ JW Chambers            
**William Noble**  
**Courtroom Deputy**