

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28

United States District Court  
For the Northern District of California

IN THE UNITED STATES DISTRICT COURT  
FOR THE NORTHERN DISTRICT OF CALIFORNIA

SYNOPSIS, INC.,  
Plaintiff,

No. C 12-6467 MMC

**ORDER CONSTRUING CLAIMS**

v.

MENTOR GRAPHICS CORPORATION,  
Defendant.  
\_\_\_\_\_ /

Before the Court is the parties' dispute regarding the proper construction of eleven terms in U.S. Patents 5,530,841 ("841 patent"), 5,680,318 ("318 patent"), 5,748,488 ("488 patent"), and 6,836,420 ("420 patent"). Plaintiff Synopsys, Inc. ("Synopsys") and defendant Mentor Graphics Corporation ("Mentor") have submitted briefing and evidence in support of their respective positions. The matter came on regularly for hearing on October 28, 2013. M. Patricia Thayer, Philip Woo, Aseem S. Gupta, Sue Wang, and Cynthia Chen of Sidley Austin LLP and Vickie Feeman of Orrick, Herrington & Sutcliffe LLP appeared on behalf of Synopsys. Jeffrey S. Love, John D. Vandenberg, and Andrew M. Mason of Klarquist Sparkman, LLP and Mark E. Miller of O'Melveny & Myers LLP appeared on behalf of Mentor.

Having considered the parties' respective written submissions and the arguments of counsel, the Court rules as follows.

## LEGAL STANDARD

1  
2 In construing disputed claims, a district court's primary source is the intrinsic  
3 evidence of the patent. See Vitronics Corp. v. Conceptronic, Inc., 90 F.3d 1576, 1582-83  
4 (Fed. Cir. 1996). Intrinsic evidence includes "the claims, the specification and, if in  
5 evidence, the prosecution history," see id., 90 F.3d at 1982, as well as the abstract, see  
6 Hill-Rom Co. v. Kinetic Concepts, Inc., 209 F.3d 1337, 1341 (Fed. Cir. 2000). Language  
7 used in the patent is given its ordinary meaning, unless it is clear that the inventor intended  
8 the terms to have a different meaning. See Vitronics, 90 F.3d at 1582. The patent  
9 specification "may act as a sort of dictionary, which explains the invention and may define  
10 terms used in the claims." See Markman v. Westview Instruments, Inc., 52 F.3d 967, 979  
11 (Fed. Cir. 1995), aff'd, 517 U.S. 370 (1996). Although a district court considers the  
12 specification in determining the meaning of a disputed claim, it generally is improper to limit  
13 the scope of the claim to the examples set forth in the specification "absent a clear  
14 indication in the intrinsic record that the patentee intended the claims to be so limited."  
15 See Dealertrack, Inc. v. Huber, 674 F.3d 1315, 1327 (Fed. Cir. 2012). The claims of the  
16 patent, not the specification, "measure the invention." See SRI Int'l v. Matsushita Elec.  
17 Corp. of America, 775 F.2d 1107, 1121 (Fed. Cir. 1985). As noted, the district court also  
18 reviews the prosecution history, which "can often inform the meaning of the claim language  
19 by demonstrating how the inventor understood the invention and whether the inventor  
20 limited the invention in the course of prosecution, making the claim scope narrower than it  
21 would otherwise be." See Phillips v. AWH Corp., 415 F.3d 1303, 1317 (Fed. Cir. 2005) (en  
22 banc).

23 Further, in addition to intrinsic evidence, the court may consider extrinsic evidence,  
24 which "consists of all evidence external to the patent and prosecution history, including  
25 expert and inventor testimony, dictionaries, and learned treatises." See id. Extrinsic  
26 evidence "can help educate the court regarding the field of the invention and can help the  
27 court determine what a person of ordinary skill in the art would understand claim terms to  
28

1 mean.” See id. at 1319. Nevertheless, “while extrinsic evidence can shed useful light on  
2 the relevant art, . . . it is less significant than the intrinsic record in determining the legally  
3 operative meaning of claim language.” See id. at 1317 (internal quotations and citation  
4 omitted).

## 5 DISCUSSION

6 The four patents at issue relate generally to the field of electronic circuit design. See  
7 ‘420 patent, col. 1:7; see also ‘841 patent, col. 1:37-40. Specifically, the ‘841 patent, the  
8 ‘488 patent, and the ‘318 patent (collectively, the “Gregory patents”) describe “[a] method  
9 and system . . . for generating a logic network using a hardware independent description  
10 means.” See ‘841 patent, Abstract. The ‘420 patent (the “Seshadri patent”) describes “a  
11 method and apparatus for a resetable memory and a design approach for the same.” See  
12 ‘420 patent, col. 1:8-10. The parties dispute the proper construction of a number of terms  
13 contained in the claims of the subject patents. Representative claims in which the disputed  
14 terms appear are as follows:

15 1. A method for converting a **hardware independent user description of a logic**  
16 **circuit**, that includes flow control statements including an IF statement and a **GOTO**  
17 **statement**, and directive statements that define levels of logic signals, into logic  
18 circuit hardware components comprising:

19 converting the flow control statements and directive statements in the  
20 user description for a logic signal Q into an **assignment**  
21 **condition** AL(Q) for an **asynchronous load function** AL( )  
22 and an **assignment condition** AD(Q) for an **asynchronous**  
23 **data function** AD ( ); and

24 generating a **level sensitive latch** when both said **assignment condition**  
25 AL(Q) and said **assignment condition** AD(Q) are non-constant;

26 wherein said **assignment condition** AD(Q) is a signal on a data input  
27 line of said flow through latch;

28 said **assignment condition** AL(Q) is a signal on a latch gate line of  
said flow through latch; and

an output signal of said flow through latch is said logic signal Q.

See ‘841 patent, col. 62:61-63:12 (emphasis added to designate disputed terms).

2. A method for converting a hardware independent user description of a logic  
circuit, that includes flow control statements, and directive statements that define

1 levels of logic signals, into logic circuit hardware components as in claim 1 [of the  
2 '488 patent] wherein said plurality of functions further comprises a **synchronous**  
**load function** SL( ), and a **synchronous data function** SD( ).

3 See '488 patent, col. 62:53-59 (emphasis added to designate disputed terms).

4 25. A method for generating a logic network comprising the steps of:  
5 generating a structure having a plurality of nodes interconnected by edges  
6 using only **operational characteristics of said logic network** as  
7 input signals;  
8 wherein each of selected edges include an edge condition; and  
9 variables are assigned values in said nodes; and  
10 generating a logic network using said structure and edge conditions.

11 See '318 patent, col. 65:52-61 (emphasis added to designate disputed terms).

12 40. The method of claim 39 [of the '318 patent] wherein said logic circuit creating  
13 step further comprises:  
14 generating a level sensitive latch in response to **predetermined assignment**  
15 **conditions**.

16 See '318 patent, col. 66:64-65.

17 1. A method, comprising:  
18 a) **inferring** the existence of a **resettable memory** from a behavioral or RTL  
19 level description of a semiconductor circuit; and  
20 b) incorporating a resettable memory design into a design for said  
21 semiconductor circuit.

22 See '420 patent, col. 9:48-53 (emphasis added to designate disputed terms).

23 Pursuant to Markman v. Westview Instruments, Inc., 517 U.S. 370, 384-91 (1996),  
24 the Court next construes the disputed claims.<sup>1</sup>

25 **1. "Assignment Condition" ('841 Patent, Claim 1; '488 Patent, Claims 1 and 8;**  
26 **'318 Patent, Claims 30-32, 35, 36, 39, 40, and 42-45)**

27 The parties dispute the proper construction of "assignment condition" as found, for  
28 example, in Claim 1 of the '841 patent. See '841 patent, col. 63:1-2, 4-5, 7, and 9.  
Synopsys proposes the term be construed as "the condition under which the hardware  
description function (e.g., 'AL' or 'AD') is true for a particular variable (e.g., 'Q') in the user  
description." Mentor proposes the term be construed as "a condition used to create or  
select a hardware element, by determining the logic OR of all the conditions under which a

---

<sup>1</sup> Where the Court has adopted a party's proposed construction as to a term, the adopted construction is set forth below without further discussion.

1 hardware description function is true for a particular variable.”<sup>2</sup>

2 The Court, for the reasons stated by Synopsys, hereby construes “assignment  
3 condition” as “the condition under which the hardware description function is true for a  
4 particular variable in the user description.”<sup>3</sup>

5 **2. “Predetermined Assignment Conditions” (‘318 Patent, Claims 40 and 42-45)**

6 The parties dispute the proper construction of “predetermined assignment  
7 conditions” as found, for example, in Claim 40 of the ‘318 patent. See ‘318 patent, col.  
8 66:64-65. Synopsys proposes the term be construed by using Synopsys’s above-  
9 referenced construction for “assignment condition,” along with the plain and ordinary  
10 meaning of “predetermined,” which, according to Synopsys, is “determined beforehand.”  
11 Mentor proposes the term be construed as “an assignment condition that is set in the user  
12 description.” At the hearing, the Court suggested the term be construed as “an assignment  
13 condition that is determined before the logic element is generated,” which construction was  
14 accepted by Synopsys.<sup>4</sup>

15 Accordingly, the Court, for the reasons stated by Synopsys, hereby construes  
16 “predetermined assignment condition” as “an assignment condition that is determined  
17 before the logic element is generated.”

18 **3. “Asynchronous/Synchronous Data Function” (‘841 Patent, Claim 1; ‘318  
19 Patent, Claims 32 and 36; ‘488 Patent, Claims 1, 2, 8, and 9)**

20 The parties dispute the proper construction of “asynchronous/synchronous data

---

21  
22 <sup>2</sup> The parties’ respective constructions as set forth herein are taken from their  
23 “Revised Exhibit A to the Parties’ Joint Claim Construction Statement,” filed September 24,  
24 2013, with the exception of Mentor’s proposed constructions for “assignment condition,”  
25 “hardware independent user description,” “GOTO statement,” and “operational  
26 characteristics of said logic network,” which are set forth as amended by Mentor in its  
27 Responsive Claim Construction Brief, filed October 3, 2013.

28 <sup>3</sup> The Court’s construction omits the parenthetical examples, which are not contained  
in the definition on which Synopsys relies, specifically the definition provided by the  
applicant in the specification. See, e.g., ‘841 patent, col. 16:7-9.

<sup>4</sup> It is not clear whether Mentor likewise accepted the Court’s suggested construction  
or only indicated it preferred such construction to “determined beforehand.”

1 function” as found, for example, in Claim 1 of the ‘841 patent (“asynchronous”) and Claim 2  
2 of the ‘488 patent (“synchronous”). See ‘841 patent, col. 63:3; ‘488 patent, col. 62:58-59.  
3 Synopsys proposes the term be construed as “a hardware description function for data  
4 specifying the condition or conditions under which the variable is [asynchronously/  
5 synchronously] assigned a value.” Mentor proposes the term be construed as “a hardware  
6 description function specifying the condition or conditions under which the variable is  
7 [asynchronously/synchronously] assigned a logic one value.”

8 The Court, for the reasons stated by Synopsys, hereby construes “asynchronous/  
9 synchronous data function” as “a hardware description function for data specifying the  
10 condition or conditions under which the variable is [asynchronously/synchronously]  
11 assigned a value.”

12 **4. “Asynchronous/Synchronous Load Function” (‘841 Patent, Claim 1; ‘318**  
13 **Patent, Claims 32 and 36; ‘488 Patent, Claims 1, 2, 8, and 9)**

14 The parties dispute the proper construction of “asynchronous/synchronous load  
15 function” as found, for example, in Claim 1 of the ‘841 patent (“asynchronous”) and Claim 2  
16 of the ‘488 patent (“synchronous”). See ‘841 patent, col. 63:1-2; ‘488 patent, col. 62:58.  
17 Synopsys proposes the term be construed as “a hardware description function for load  
18 specifying the condition or conditions under which the variable is [asynchronously/  
19 synchronously] assigned a value.” Mentor proposes the term be construed as “a hardware  
20 description function specifying the condition or conditions under which the variable is  
21 [asynchronously/synchronously] assigned a value.”

22 The Court, for the reasons stated by Synopsys, hereby construes “asynchronous/  
23 synchronous load function” as “a hardware description function for load specifying the  
24 condition or conditions under which the variable is [asynchronously/synchronously]  
25 assigned a value.”

1 **5. “Synchronous”; “Asynchronous” (‘841 Patent, Claim 1; ‘318 Patent, Claims 32**  
2 **and 36; ‘488 Patent, Claims 1, 2, 8, and 9)**

3 The parties dispute the proper construction of “synchronous” and “asynchronous” as  
4 found, for example, in Claim 2 of the ‘488 patent (“synchronous”) and Claim 1 of the ‘841  
5 patent (“asynchronous”). See ‘488 patent, col. 62:58; ‘841 patent, col. 63:1, 3. Synopsys  
6 contends the terms should be given their plain and ordinary meanings, and that the plain  
7 and ordinary meaning of “synchronous” is “triggered by a timing signal” and the plain and  
8 ordinary meaning of “asynchronous” is “not synchronous.” Mentor proposes “synchronous”  
9 be construed as “occurring on a clock edge” and “asynchronous” be construed as “not  
10 controlled by a clock edge.”

11 The Court, for the reasons stated by Mentor, hereby construes “synchronous” as  
12 “triggered by a clock signal” and “asynchronous” as “not triggered by a clock signal.”<sup>5</sup>

13 **6. “Hardware Independent User Description of a Logic Circuit” (‘841 Patent,**  
14 **Claim 1; ‘488 Patent, Claims 1, 2, 8, and 9)**

15 At the outset, the parties dispute whether the term “hardware independent user  
16 description of a logic circuit” is limiting, in that it is found only in the preambles of the  
17 subject claims. See Catalina Mktg. Int’l, Inc. v. Coolsavings.com, Inc., 289 F.3d 801, 808  
18 (Fed. Cir. 2002) (“In general, a preamble limits the invention if it recites essential structure  
19 or steps, or if it is necessary to give life, meaning, and vitality to the claim[;] [c]onversely, a  
20 preamble is not limiting where a patentee defines a structurally complete invention in the  
21 claim body and uses the preamble only to state a purpose or intended use for the  
22 invention.”) (internal quotations and citation omitted). Synopsys contends the term is not  
23 limiting. Mentor contends the term is limiting. If the term is limiting, the parties dispute its  
24 proper construction as found, for example, in Claim 1 of the ‘841 patent. See ‘841 patent,  
25 col. 62:61-62.

26 \_\_\_\_\_  
27 <sup>5</sup> At the hearing, Mentor stated it would accept “triggered by,” which prompted the  
28 Court’s additional change from “clock edge” to “clock signal.”

1 For the reasons stated by Synopsys, the Court finds “hardware independent user  
2 description” is not a limitation, and, accordingly, said term is not construed herein.

3 **7. “GOTO Statement” (‘841 Patent, Claim 1)**

4 Similarly, the parties dispute whether the term “GOTO statement,” which likewise  
5 only appears in the preamble, is limiting and, if so, its proper construction as found in Claim  
6 1 of the ‘841 patent. See ‘841 patent, col. 62:63.

7 For the reasons stated by Synopsys, the Court finds “GOTO statement” is not a  
8 limitation, and, accordingly, said term is not construed herein.

9 **8. “Operational Characteristics of Said Logic Network” (‘318 Patent, Claim 25)**

10 The parties dispute the proper construction of “operational characteristics of said  
11 logic network” as found in Claim 25 of the ‘318 patent. See ‘318 patent, col. 65:55-56.  
12 Synopsys contends the term should be given its plain and ordinary meaning, which,  
13 according to Synopsys, is “a user description of the desired operation of the logic network,  
14 independent of the specific hardware for implementing the logic network.” Mentor proposes  
15 the term be construed as “a user description of the desired operation of a logic circuit  
16 containing only signal levels in a logic network and the conditions under which those signal  
17 levels are generated, without describing the logical elements, design entities, components  
18 or other structures for implementing the logic circuit.”

19 The Court, for the reasons stated by Mentor, hereby construes “operational  
20 characteristics of said logic network” as “a user description of the desired operation of a  
21 logic circuit containing only signals in a logic network and the conditions under which those  
22 signals are generated.”<sup>6</sup>

23 **9. “Inferring” (‘420 Patent, Claims 1, 10, 11, and 20)**

24 The parties dispute the proper construction of “inferring” as found, for example, in  
25

---

26 <sup>6</sup> The Court’s construction substitutes “signals” for “signal levels,” consistent with the  
27 Summary of the Invention, on which Mentor relies, see ‘318 patent, col. 2:25-29, and the  
28 balance of Mentor’s construction does not address what “operational characteristics” are,  
but, rather, what Mentor contends they are not.



1 Claim 1 of the '420 patent. See '420 patent, col. 9:49. Synopsys contends “inferring”  
2 should be given its plain and ordinary meaning, which, according to Synopsys, is “deducing  
3 [e.g., the existence of a resetable memory from a behavioral or RTL level description of a  
4 semiconductor circuit].” Mentor proposes the term be construed as “recognizing that a  
5 portion of circuit design corresponds to a specific hardware structure or class of structures.”

6 The Court, for the reasons stated by Synopsys, hereby construes “inferring” in  
7 accordance with its plain and ordinary meaning, which is “deducing.”

8 **10. “Resetable Memory” (‘420 Patent, Claims 1-3, 10-13, and 20)**

9 The parties dispute the proper construction of “resetable memory” as found, for  
10 example, in Claim 1 of the '420 patent. See '420 patent, col. 9:49. Synopsys contends  
11 “resetable memory” should be construed as “a memory unit with a plurality of cells, each  
12 cell associated with a unique address that provides access to that storage cell, where the  
13 memory unit can be reset to a particular value.” Mentor proposes the term be construed as  
14 “a unit comprising one or more storage cells that can set the read value of each storage  
15 cell in the unit to '0' in a single step.”

16 The Court, for the reasons stated by Synopsys, hereby construes “resetable  
17 memory” as “a memory unit with a plurality of cells, each cell associated with a unique  
18 address that provides access to that storage cell, where the memory unit can be reset to a  
19 particular value.”


20 **11. “Level Sensitive Latch” (‘841 Patent, Claim 1)**

21 The parties do not dispute that Synopsys, as set forth in the prosecution history of  
22 the '841 patent, requested Claim 1 be amended to substitute “flow through latch” for “level  
23 sensitive latch,” and it is the Court’s understanding that both parties, at the hearing, were in  
24 agreement that, although the patent was issued without the requested amendment,  
25 acceptance thereof by the Patent and Trademark Office is ministerial in nature. Under  
26 such circumstances, the Court finds “level sensitive latch” as it appears in Claim 1 of the  
27 '841 patent is, in actuality, “flow through latch,” a term neither party requested be  
28

1 construed. Moreover, even if a dispute exists as to the proper construction of “flow through  
2 latch,” the parties were limited to “a maximum of 10” terms to be construed in connection to  
3 the above-referenced briefing and hearing. See Patent L.R. 4-3(c).<sup>7</sup>

4 **IT IS SO ORDERED.**

5  
6 Dated: November 7, 2013

7   
8 MAXINE M. CHESNEY  
9 United States District Judge  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24

25 \_\_\_\_\_  
26 <sup>7</sup> Recently, on November 6, 2013, Synopsys filed a “Motion for Leave to File a  
27 Proposed Construction for ‘Flow Through Latch,’” in which Synopsys states the parties  
28 have not been able to agree on a construction for “flow through latch,” and submits a  
proposed construction to be used “[i]f the Court decides that a construction is desirable.”  
(See Motion 2.) Said motion is not addressed herein.