# **APPENDIX**

Part Two

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790140	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025202	
add_to_collection  Adds objects to a collection, resulting in a new collection. The base collection remains unchanged.	add_to_collection  Given a collection base_collection and one or more objects, returns a collection with all objects of the base collection and all the listed objects. In a you can choose to filter out all duplicate objects from the new collection. The collection is not modified.	
collection add_to_collection  coase_collection  cobject_spec [-unique]  collectionbase_collection  list object_spec	Syntax  add_to_collection base_collection objects \ [-unique]	
ARGUMENTS  base_collection  Specifies the base collection to which objects are to be added. This collection is copied to the result collection, and objects matching object_spec are added to the result collection. base_collection can be the empty collection (empty string), subject to some constraints, explained in the DESCRIPTION.  object_spec  Specifies a list of named objects or collections to add.  If the base collection is heterogeneous, only collections can be added to it. If the base collection is homogeneous, the object class of each element in this list must be the same as in the base collection. If it is not the same class, it is ignored. From heterogeneous collections in the object_spec, only objects of the same class of the base collection are added. If the name matches an existing collection, the collection is used. Otherwise, the objects are searched for in the database using the object class of the base collection.  The object_spec has some special rules when the base collection is empty, as explained in the DESCRIPTION.  -unique  Indicates that duplicate objects are to be removed from the resulting collection. By default, duplicate objects are not removed.	where the arguments have the following meaning:  base_collection	

Signature

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790146	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025229	
<pre>all_fanin Creates a collection of pins/ports or cells in the fanin of specified sinks.</pre>	all_fanins  Retrieves either all pins and ports or cells that belong to the fan-in cone of one or n specified pins. Pins that are referenced in timing constraints, for example, in case-analysis, are also considered part of the fan-in cone.	
<pre>collection all_fanin -to sink_list [-flat] [-only_cells] [-startpoints_only] [-levels level_count] [-pin_levels pin_count] [-step_into_hierarchy]  list sink_list int level_count</pre>	Syntax  all_fanins -to collection \     [-only_cells] \     [-flat] \     [-startpoints_only]	
-to sink_list Specifies a list of sink pins, ports, or nets in the design. Each object is a named pin, port, or net, or a collection of pins, ports, or nets. The timing fanin of each sink in sink_list becomes part of the resulting collection. If a net is specified, the effect is the same as listing all driver pins on the net. This argument is required.  -startpoints_only When this option is specified, only the timing startpoints will be included in the result.  -only_cells The result will include only cells in the timing fanin of the sink_list and not pins or ports.  -flat  There are two major modes in which all_fanin functions: hierarchical (the default) and flat. When in hierarchical mode, only objects within the same hierarchical level as the current sink are included in the result. In flat mode, the only non-leaf objects in the result will be hierarchical sink pins.  -levels cell_count The traversal will stop when reaching a depth of search of cell_count hops, where the counting is performed over the layers of cells of same distance from the sink.  -pin_levels pin_count The traversal will stop when reaching a depth of search of pin_count hops, where the counting is performed over the layers of pins of same distance from the sink.  -step_into_hierarchy This option may only be used in hierarchical mode and only has effect with either -levels or -pin levels. Without the switch, a hierarchical block at	where the arguments have the following meaning:  -to collection  Set of pins and ports whose fan-in cone is retrieved.  [-only_cells]  Return the cells of the fanin cone instead of the pins and ports.  [-flat]  Hierarchical pins, that is, pins that do not exist in a flattened netlist must not be returned.  [-startpoints_only]  Only return pins and ports at the start of the fan-in cones.	

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790148	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025232	
all_fanout  Creates a collection of pins/ports or cells in the fanout of the specified sources.	all_fanouts  Retrieves either all pins and ports or cells that belong to the fan-out cone of one more specified pins. Pins that are referenced in timing constraints, such as the e of disable timing or case-analysis, are also considered part of the fan-out cone.	
<pre>SYNTAX  collection all_fanout -from source_list -clock_tree [-flat] [-only_cells] [-endpoints_only] [-levels level_count] [-pin_levels pin_count] [-step_into_hierarchy]  list source_list int level_count</pre>	Syntax  all_fanouts -from collection \     -only_cells \     -flat \     -endpoints_only	
ARGUMENTS  -from source_list     Specifies a list of source pins, ports, or nets in the design. Each object is a named pin, port, or net, or a collection of pins, ports, or nets. The timing fanout of each source in source_list becomes part of the resulting collection. If a net is specified, the effect is the same as listing all load pins on the net. This option is exclusive with the -clock_tree option.  -clock_tree  Indicates that all clock source pins and/or ports in the design are to be used as the list of sources. Clock sources are specified using create_clock. If there are no clocks, or if the clocks have no sources, the result is the empty collection. This option is exclusive with the -from option.  -endpoints_only  When this option is specified, only the timing endpoints will be included in the result.  -only_cells  The result will include only cells in the timing fanout of the source_list and not pins or ports.  -flat  There are two major modes in which all_fanout functions: hierarchical (the default) and flat. When in hierarchical mode, only objects within the same hierarchical level as the current source are included in the result. In flat mode, the only non-leaf objects in the result will be hierarchical source pins.  -levels cell_count  The traversal will stop when reaching a depth of search of cell_count hops, where the counting is performed over the layers of cells of same distance from the source.	where the arguments have the following meaning:  -from collection  Set of pins and ports whose fan-out cone is retrieved.  -only_cells  Return the cells instead of the pins and ports in the fan-out cone.  -flat  Hierarchical pins, that is, pins that do not exist in a flattened netlist, must not be returned.  -endpoints_only  Only return pins and ports, or cells, at the end of the fan-out cones.	

## -pin\_levels pin\_count

The traversal will stop when reaching a depth of search of pin\_count hops, where the counting is performed over the layers of pins of same distance from the source.

## -step\_into\_hierarchy

This option may only be used in hierarchical mode and only has effect with either -levels or -pin\_levels. Without the switch, a hierarchical block at the same level of hierarchy as the current sink is considered to be a cell; the output pins are considered a single level away from the related input pins, regardless of what is inside the block. With the switch enabled, the counting is performed as though the design were flat, and although pins inside the hierarchy are not returned, they determine the depth of the related input pins.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790161	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025241	
<pre>append_to_collection  Add object(s) to a collection. Modifies variable.</pre>	append_to_collection  Appends the specified collection <code>object_collection</code> to the collection held by the collection variable <code>base_collection</code> . If this variable does not exist, this command creates it. You can choose to remove the duplicate objects from the resulting collection.	
<pre>SYNTAX  collection add_to_collection var_name object_spec [-unique] collection var_name list object_spec</pre>	Syntax  append_to_collection base_collection object_collection \ [-unique]	
ARGUMENTS	where the arguments have the following meaning:	
<pre>var_name     Specifies a variable name. The objects matching object_spec are added into     the collection referenced by this variable.</pre>	base_collection The variable that holds the original collection. Is created if needed.	
object_spec Specifies a list of named objects or collections to addunique	object_collection A collection of objects to add to the original collection.	
Indicates that duplicate objects are to be removed from the resulting collection. By default, duplicate objects are not removed.	unique Removes duplicate objects from the resulting collection stored in the variable base_collection.	

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790169	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025333
<pre>characterize_context  Captures the timing context of a list of instances.</pre>	Characterize_context  Generates timing constraints for a set of cell instances. Typically, this command is used in a top-down hierarchical design flow to derive submodule timing constraints from the top-level constraints. These timing constraints include operating conditions, clock port delays, input port arrival times, output delay constraints, path exceptions, design rule constraints, and case analysis settings. The constraints are written in SDC format to a file named module_name.derive_sdc in the work directory or in a specified directory. These timing constraints can then be used to design the submodule in a separate project.
<pre>syntax  string characterize_context [-timing] [-environment] [-design_rules] [-constant_inputs] [-no_boundary_annotations] cell_list  list cell_list</pre>	Syntax  characterize_context module_inst_list \     [-output_dir path_and_file_name]
ARGUMENTS  -timing  Characterizes timing information; for example, clocks, input and output delays, and timing exceptions.  -environment  Characterizes environment-related information; for example, operating conditions (process, temperature, and voltage), wire load model, capacitive loads on input and output pins, and driving cell information on input pins.  -design_rules  Characterizes design rules; for example, max_capacitance, max_transition, and max_fanout.  -constant_inputs  Characterizes logic constants propagated to input pins of the instance being characterized by the case analysis capability of PrimeTime.  -no_boundary_annotations  Disables characterization of annotated capacitance on boundary nets as annotated capacitance in the characterized instance. Instead, the port wire capacitance is adjusted to account for any difference between the estimated and annotated values. By default, PrimeTime characterizes annotated capacitance on boundary nets as annotated capacitance in the characterized instance.  cell_list  Specifies a list of instances to characterize.	where the arguments have the following meaning:  module_inst_list  List of module instances for which to generate timing constraints.  [-output_dir path_and_file_name]  Path name to the output file. If this value is a file name or a relative path, then the location is relative to the work directory. By default, a file named module_name.derive_sdc is generated in the current work directory.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790179	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025358	
<pre>check_timing Shows possible timing problems for design.</pre>	check_timing  Reports timing problems in the design. The following timing violations are reported:  Idtch_fanout—A latch fans out to itself or to another latch connected to the same clock.  no_clock—No clock reaches a sequential cell's clock pin.  no_driving_cell—A port does not have a driving cell constraint.  no_input_delay—An input port does not have an input delay constraint.  unconstrained_endpoints—An endpoint of a timing path, such as an output port or data pin of a sequential cell, does not have a timing constraint set.	
string check_timing [-verbose] [-significant_digits digits] [-ms_min_separation delta] [-override_defaults check_list] [-include check_list] [-exclude check_list]  float delta int digits list check_list	Syntax  check_timing [-verbose] \	
ARGUMENTS	where the arguments have the following meaning:	
-verbose Shows detailed information about potential problemssignificant_digits digits	[-verbose] In the report, include the names of the pins and ports with timing constraint problems.	
Specifies the number of digits of precision to be displayed by warnings that show floating point numbers. Allowed values are 0-13; the default is determined by the <b>report_default_significant_digits</b> variable, whose default value is 2. Use this option if you want to override the default.  -ms_min_separation delta	[-extra] In addition to the regular timing checks, also check the completeness of the timing arcs in the Liberty files.	
Minimum separation value between master and slave clocks. The default minimum separation is 0.0.  -override_defaults check_list     Overrides the checks in timing_check_defaults using check_list. See the man page of timing_check_defaults for its default value.  -include check_list     Adds the checks listed in check_list to the checks in timing_check_defaults.  -exclude check_list     Subtracts the checks listed in check_list from the checks in timing_check_defaults.	[-scenario name] Specifies the scenario file to use. The scenario file contains the conditions under which to analyze the design such as Process-Voltage-Temperature corners. If you do not provide a scenario name, the timing checks are based on the SDC and Liberty file set for the current design.	
check_list  Gives the list of checks to be performed. Each element in this list is one of the following strings: clock_crossing, data_check_multiple_clock, data_check_no_clock, generated_clocks, generic, latch_fanout, latency_override, loops, ms_separation, multiple_clock, no_clock, no_input_delay, retain, signal_level, unconstrained_endpoints.	7	

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790192	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025383
Compare_collections  Compares the contents of two collections. If the same objects are in both collections, the result is "0" (like string compare). If they are different, the result is nonzero. The order of the objects can optionally be considered.	Compare_collections  Compares collections. If both collections contain the same objects, the command returns 0; otherwise, it returns -1. You can control whether the order of objects should be taken into account.
SYNTAX  int compare_collections [-order_dependent] collection1 collection2  collection collection1  collection collection2	Syntax  compare_collections collection1 collection2 \     [-order_dependent]
-order_dependent Indicates that the order of the objects is to be considered; that is, the collections are considered to be different if the objects are ordered differently.  collection1 Specifies the base collection for the comparison. The empty string (the empty collection) is a legal value for the collection1 argument.  collection2 Specifies the collection with which to compare to collection1. The empty string (the empty collection) is a legal value for the collection2 argument.	where the arguments have the following meaning:  collection1 and collection2 Collections to compare.  [-order_dependent] Indicates that collections are only considered identical if the order of the objects in the collections is the same.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790201	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025391	
<pre>connect_net Connects a net to specified pins or ports.</pre>	Connects  Connects port and pins to a net. If the port and pins are already connected to other nets, you must explicitly specify that you want to reconnect them; otherwise, you get an error. If you want to connect a port to a net that is already connected a port, you must have marked these ports and the net as a feedthrough upon creation, and you must mark this connection as a feedthrough as well.  By default, the connect Tcl command honors the dont_touch attribute set on a net and issues the ChgDontTouch error when you try to connect to such a net. You can however force a connection.	
SYNTAX	Syntax	
<pre>int connect_net net object_spec stringnet list object_spec</pre>	<pre>connect -net net_name \     pins_and_ports \     [-reconnect]\     [-feedthru] \     [-force]</pre>	
ARGUMENTS	where the arguments have the following meaning:	
Specifies the name of the net to which the pins and ports are to be connected.  object_spec Specifies a list of pins or ports to connect to net.	-net net_name  Name of the net to which you want to connect the pins and ports.  Names of the pins and ports to connect to the net. By default, only pins and ports that are not yet connected to a net are allowed to be connected. Use the -reconnect argument to allow all pins and ports to be connected to this net.  [-reconnect]  Allows you to specify pins and ports that are already connected to nets. Those pins and ports are disconnected from their original net and reconnected to the specified net.  [-feedthru]  Connection is part of a feedthrough.  Ignore the dont_touch attribute of a net, and, therefore, do not report the ChgDontTouch error when a net changes.	

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790204	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025433
<pre>copy_collection  Duplicates the contents of a collection, resulting in a new collection. The base collection remains unchanged.</pre>	copy_collection  Returns a new collection that contains the same objects as a specified collection. Note that the objects are not copied, only the collection of those objects.
SYNTAX  collection copy_collection collection1  collection collection1	Syntax copy_collection collection
ARGUMENTS  collection1  Specifies the collection to be copied. If the empty string is used for the  collection1 argument, the command returns the empty string (a copy of the  empty collection is the empty collection).	where collection are the objects you want to copy.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790240-41	Pl's Ex. 646 (AP 09.10.rel.1 Exec	utable) ZZATopTech 0000035-44
<pre>create_operating_conditions Creates a new set of operating conditions in a library.</pre>	Command: create_operating_cond standard SDC command	ditions
SYNTAX  int create_operating_conditions  -name name -library library_name -process process_value -temperature temperature_value -voltage voltage_value [-tree_type tree_type] [-calc_mode calc_mode] [-rail_voltages rail_value_pairs]  string name string library_name float process_value float temperature_value float voltage_value string tree_type string calc_mode Tcl list rail_value_pairs	<pre>option:     -name string     -library string     -process double(0.000)     -temperature double(0.000)     -voltage double(0.000)     -tree_type tree_type(balanced_tree)  -calc_mode *     -rail_voltage *     -get_option arg&lt;1&gt;     -set_option     -get_default arg&lt;1&gt;     -set_default     -list_options     -load_options     -license     -help</pre>	name of operating condition (require) name of library (require) process scaling factor (require) temperature value (require) voltage value (require) tree type tree_type = balanced_tree   best_case_tree   worst_case_tree not supported yet not supported yet get option value set option value set default value list current option values load current option values list required licenses display command help

## **ARGUMENTS**

#### -name name

Specifies the name of the new set of operating conditions.

## -library library\_name

Specifies the name of the library for the new operating conditions.

## -process process\_value

Specifies the process scaling factor for the operating conditions. Allowed values are 0.0 through 100.0.

## -temperature temperature value

Specifies the temperature value, in degrees Celsius, for the operating conditions. Allowed values are -300.0 through +500.0.

#### -voltage voltage value

Specifies the voltage value, in volts, for the operating conditions. Allowed values are  $0.0\ \mathrm{through}\ 1000.0.$ 

## -tree\_type tree\_type

Specifies the tree type for the operating conditions. Allowed values are <code>best\_case\_tree</code>, <code>balanced\_tree</code> (the default), or <code>worst\_case\_tree</code>. The tree type is used to estimate interconnect delays by providing a model of the RC tree.

## -calc\_mode calc\_mode

For use only with DPCM libraries. Specifies the DPCM delay calculator mode for the operating conditions; analogous to the process used in Synopsys libraries. Allowed values are unknown (the default), best\_case, nominal, or worst\_case. The default behavior (unknown) is to use worst case values during

analysis similarly to worst\_case. If **-rail\_voltages** are specified, the command sets all (worst\_case, nominal, and best\_case) voltage values.

## -rail\_voltages rail\_value\_pairs

Specifies a list of name-value pairs that defines the voltage for each specified rail. The name is one of the rail names defined in the library; the value is the voltage to be assigned to that rail. By default, rail voltages are as defined in the library; use this option to override the default voltages for specified rails.

## description:

This command is the same as standard SDC command.

Pl's Ex. 18 (PrimeTime 2006.12 Executable) at SNPS_EXE_11	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025509	
define_proc_attributes # Add extensions to a procedure	define_proc_attributes  Describes the help text of a specified Tcl procedure and describes the attributes of its arguments. This Tcl command allows you to use Aprisa's parse_proc_arguments Tcl procedure in your procedure to parse its arguments. By using both the define_proc_attributes and parse_proc_arguments Tcl commands, you integrate your procedure in the Aprisa environment. The meta arguments, such ash, are enabled and the info and help commands also work for your procedure.	
[-info info_text] (Help string for the procedure) [-define_args arg_defs] (Procedure argument definitions for verbose help) [-command_group group_name] (Command group for procedure. Default: Procedures) [-permanent] (Procedure cannot be overwritten) [-hide_body] (Body cannot be viewed with 'info body') [-hidden] (Procedure does not show up in help or info) [-dont_abbrev] (Procedure can never be abbreviated) name (Procedure name)	<pre>Syntax define_proc_attributes procedureName \     -info string \     -define_args * \</pre>	
	where the arguments have the following meaning:	
	procedureName Name of the procedure.	
	-info string One-line help string for the procedure.	
	-define_args * Arguments and options of the procedure. This is a collection of argument definitions. Each argument definition has the following format:	
	{arg_name option_help value_help data_type attributes}	
	where:	
	arg_name  Name of the argument. If the name starts with a '-', it indicates a named argument. Otherwise, it is a positional argument.	
	option_help Help string describing the argument.	
	value_help Help string describing the acceptable values for the argument	
	data_type Type of value expected for this argument, such as float, string, boolean, one_of_string	
	attributes Additional attributes, such as required, optional, and for types one_of_string, the list of values.	

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790289	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025512
define_user_attribute  Defines a new user-defined attribute.	define_user_attribute  Defines a user attribute. You must define an attribute before using it. User attributes, similar to Aprisa attributes, have a name, a type, and can only be attached to objects of the specified type. You can create, modify, and delete user attributes. Attribute names must be unique within the class for which the attribute is defined, and the value of the attribute can only be of one data type.
string define_user_attribute -type data_type -classes class_list [-range_min min] [-range_max max] [-one_of values] [-import] [-quiet] attr_name string data_type list class_list double min double max list values string attr_name	Syntax  define_user_attribute attr_name \     -type int   float   string   point \     -class class
ARGUMENTS  -type data_type Specifies the data type of the attribute. The supported data types are string, int, float, double, and boolean.  -classes class_list Defines the attribute for one or more of the classes. The valid object classes are design, port, cell, pin, net, lib, lib_cell or lib_pin.  -range_min min Specifies min value for numeric ranges. This is only valid when the data_type is int or double. Specifying a minimum constraint without a maximum constraint creates an attribute which accepts a value = min.  -range_max max Specifies max value for numeric ranges. This is only valid when the data_type is int or double. Specifying a maximum constraint without a minimum constraint creates an attribute which accepts a value = max.  -one_of values Provides a list of allowable strings. This is only valid when the data type is string.  -import Import this attribute from a design or library database.  -quiet Does not report any messages.  attr_name Specifies the name of the attribute.	where the arguments have the following meaning:  attr_name

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790292	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025538
<pre>derive_clocks Creates clocks on source pins in design.</pre>	derive_clocks  Creates clock definitions for all missing clocks so that design registers are constrained. These generated clocks are specified by a clock period and a set of times when clock edges occur, similar to regular clocks. The main difference is that the missing clocks are generated by Aprisa as opposed to being defined as part of the SDC constraints.
SYNTAX  string derive_clocks -period period_value [-waveform edge_list] float period_value list edge_list	Syntax  derive_clocks -period period \ -waveform times
-period period_value Specifies the clock period of the automatically derived clocks. The clock period has a value greater than or equal to zero (value = 0).  -waveform edge_list Specifies the rise and fall edge times of the clock, in library time units, over an entire clock period. It defines the clock edge specification. The first time that is listed is a rising transition; typically the first rising transition after time zero. There must be an even number of increasing times and alternating rise and fall times. If you do not specify an edge_list value, the command assumes a default waveform that has a rise edge of 0.0 and a fall edge of period_value/2.	where the arguments have the following meaning:  -period period Clock period for all missing clocks.  -waveform times Clock waveform, specified as a collection of times at which clock edges occur, starting with a rising edge.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790302	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025580
filter	filter
The <b>filter</b> command, a synonym for the <b>filter_collection</b> command, is a DC Emulation command provided for compatibility with Design Compiler.	This command is aliased to filter_collection.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790303	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025581
filter_collection  Filters an existing collection, resulting in a new collection. The base collection remains unchanged.	filter_collection  Retains from a given collection of objects only those objects that meet the specified criteria. Criteria are formulated as logic and pattern-matching expressions of attributes and values.  The following operators are supported:  == : equal != : not equal == : match pattern !~ : not match pattern !~ : not match pattern < : less than <= : less or equal > : greater than >= : greater or equal && : Logic AND    : Logic OR  The pattern matching syntax can be the Tcl regular expression or the Tcl globbing (also known as wildchar) syntax.
SYNTAX	Syntax
<pre>collection filter_collection base_collection expression [-regexp] [-nocase]</pre>	<pre>filter_collection collection expression \     [-regexp] \     [-nocase]</pre>
collectionbase_collection string expression	

## **ARGUMENTS**

#### base\_collection

Specifies the base collection to be filtered. This collection is copied to the result collection. Objects are removed from the result collection if they are evaluated as **false** by the conditional expression value. Substitute the collection you want for base\_collection.

## expression

Specifies an expression with which to filter base\_collection. Substitute the string you want for expression.

## -regexp

Specifies that the =~ and !~ filter operators will use real regular expressions. By default, the =~ and !~ filter operators use simple wildcard pattern matching with the \* and ? wildcards.

#### -nocase

Makes the pattern match case-insensitive. When you specify this option, you must also specify the **-regexp** option.

## where the arguments have the following meaning:

collection on which the filter criteria is applied. Only

objects that meet these criteria are returned by the

filter.

expression using constants, object attributes, and

the operators listed above.

[-regexp] Use Tcl regular expression syntax for the pattern.

The default is Tcl globbing syntax.

[-nocase] Expression is case insensitive.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790307	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025594
<pre>foreach_in_collection  Iterates over the elements of a collection.</pre>	foreach_in_collection  Executes a set of Tcl commands on each object from a given Aprisa collection. This command is equivalent to the <i>foreach</i> Tcl command but has the advantage that it operates directly on an Aprisa collection, which is much more efficient than a Tcl list.
SYNTAX  string foreach_in_collection itr_var collections body stringitr_var list collections stringbody	Syntax  foreach_in_collection object collection { body }
ARGUMENTS	where the arguments have the following meaning:
itr_var Specifies the name of the iterator variable.	object Tcl variable containing the object on which the body of Tcl commands is operated.
collections Specifies a list of collections over which to iterate.	collection  Collection of objects on which the body of Tcl commands is operated. This can also be a Tcl expression returning a collection.
body Specifies a script to execute per iteration.	Set of Tcl commands that is executed on each object in <i>collection</i> , one at a time.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790312	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025613
<pre>get_attribute  Retrieves the value of an attribute on an object.</pre>	get_attribute  Returns the value of the specified attribute of an object.
SYNTAX  string get_attribute [-class class_name] [-quiet] object_spec attr_name stringclass_name stringobject_spec or collection object_spec stringattr_name	Syntax  get_attribute object_or_collection attr_name \     [-class cell   net   port   pin   \     lib_cell   lib_pin]
-class class_name Specifies the class name of object_spec, if object_spec is a name. Valid values for object_spec are design, port, cell, pin, net, lib, lib_cell, lib_pin, clock, timing_path, and timing_point. You must use this option if object_spec is a name.  -quiet Indicates that any error and warning messages are not to be reported.  object_spec Specifies a single object from which to get the attribute value. object_spec must be is either a collection of exactly one object, or a name which is combined with the class_name to find the object. If object_spec is a name, you must also use the -class option.  attr_name Specifies the name of the attribute whose value is to be retrieved.	where the arguments have the following meaning:  object_or_collection

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790326	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025631
<pre>get_generated_clocks Creates a collection of generated clocks.</pre>	get_generated_clocks  Returns a collection of generated clock objects. The returned set of generated clocks may be selected by name, by the Aprisa attribute-based object filter, or by a combination of these.
SYNTAX  collection get_generated_clocks [-quiet] [-regexp] [-nocase] [-filter expression]  patterns  stringexpression list patterns	<pre>Syntax  get_generated_clocks clockpattern\</pre>
ARGUMENTS	where the arguments have the following meaning:
-quiet Suppresses warning and error messages if no objects match. Syntax error messages are not suppressed.	clockpattern Only return clocks whose names match the pattern. By default, Tcl globbing syntax is assumed.
-regexp  Views the patterns argument as real regular expressions rather than simple wildcard patterns. Also, modifies the behavior of the =~ and !~ filter operators to compare with real regular expressions rather than simple wildcard patterns.  -nocase  When combined with -regexp, makes matches case-insensitive. You can use -nocase only when you also use -regexp.	[-filter attribute_constraint] Only return generated clocks whose attributes meet the constraints defined in attribute_constraint. For more information on the syntax of the attribute constraints, see the filter_collection Tcl command.
-filter expression  Filters the collection with expression. For any generated clocks that match patterns, the expression is evaluated based on the generated clock's attributes. If the expression evaluates to true, the generated clock is	[-regexp] Treat the name patterns in attribute_constraint as a regular expression. By default, Tcl globbing syntax is assumed.
included in the result.  patterns  Matches generated clock names against patterns. Patterns can include the wildcard characters "*" and "?".	[-nocase] Ignore case when performing name matches in attribute_constraint.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790350	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025661
<pre>get_object_name  Gets the name of the object in a collection of exactly one object.</pre>	get_object_name  Returns the name of the specified object, or returns a collection of names of a specified collection of objects.
SYNTAX string get_object_name collection stringcollection	Syntax get_object_name object   -multiple objects
ARGUMENTS  collection  Specifies the collection. This must be a collection of exactly one object.	where the arguments have the following meaning:  object  Object whose name you want to retrieve.  -multiple  Controls whether the command expects a single object or a collection of objects.  Objects  Collection of objects whose name you want to retrieve.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790351	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025665
<pre>get_path_groups</pre> Creates a collection of path groups from the current design. You can assign these path groups to a variable or pass them into another command.	get_path_groups  Returns the list of names of all path groups given a glob-style pattern or a regular expression.
SYNTAX  collection get_path_groups [-quiet] [-regexp] [-nocase] [-filter expression]  patterns  stringexpression  list patterns	<pre>Syntax  get_path_groups clock_names \</pre>
ARGUMENTS  -quiet  Suppresses warning and error messages if no objects match. Syntax error messages are not suppressed.  -regexp  Views the patterns argument as real regular expressions rather than simple wildcard patterns. Also, modifies the behavior of the =~ and !~ filter operators to compare with real regular expressions rather than simple wildcard patterns.  -nocase	where the values have the following meaning:  clock_names  Name or regular expression. All path groups with a launching clock or a capturing clock that have a name matching the regular expression are returned.  [-quiet]  Do not report errors or warnings.  Treat clock_names as a regular expression.
When combined with -regexp, makes matches case-insensitive. You can use -nocase only when you also use -regexp.  -filter expression  Filters the collection with expression. For any path groups that match patterns, the expression is evaluated based on the path group's attributes. If the expression evaluates to true, the path group is included in the result.  patterns  Matches path group names against patterns. Patterns can include the wildcard characters "*" and "?".	[-nocase]  Do not consider case when matching clock names to the regular expression <code>clock_names</code> .  NOTE: This command returns a list of strings and not a collection of objects as most other <code>get*Tcl</code> commands do. For this reason, no <code>-filter</code> argument is supported.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790407	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025723
<pre>index_collection  Creates a single element collection. I.e. Given a collection and an index into it, if the index is in range, extracts the object at that index and creates a new collection containing only that object. The base collection remains unchanged.</pre>	index_collection  Retrieves an object at a specified position from a collection.
SYNTAX  collection index_collection collection1 index collection collection1 int index	Syntax index_collection collection index
ARGUMENTS  collection1 Specifies the collection to be searched.  index Specifies the index into the collection. Allowed values are integers from 0 to sizeof_collection - 1.	where the arguments have the following meaning:  collection  Collection from which to retrieve the object.  index  An integer indicating the position in the collection.  The first object is at index 0.

## Pl's Ex. 646 (AP 09.10.rel.1 Executable) ZZATopTech 0000035-44 Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790408 insert\_buffer Command: insert\_buffer --interactive Inserts a buffer at one or more pins. internal development utility option: SYNTAX -net collection the net to be buffered (require) -buffer cell collection specify buffer library cell string insert\_buffer [-libraries lib\_spec] [-inverter\_pair] [-new\_net\_names -candidate\_location point buffer/inverters candidate location (require) new\_net\_names] [-new\_cell\_names new\_cell\_names] pin\_or\_port\_list lib\_cell -skip\_legalize skip incremental placement legalization list new net names -no\_worse\_timing do not commit if timing does not improve list new cell names -inverter\_pair use inverter pair in stead of buffer list pin\_or\_port\_list -connected fanout collection fanouts connected with added buffer. string lib\_cell -module collection buffer/inverters module -new\_net\_name string specify the name of new net -new\_buf\_name string specify the name of new buffer **ARGUMENTS** description: -libraries lib\_spec This command is for AtopTech internal use only. If this option is specified, then PrimeTime resolves lib\_cellP from the libraries contained in the lib\_spec only. Libraries are searched in the order in which they appear in lib\_spec. lib\_spec can be a list of library names, or collections of libraries loaded into PrimeTime; the latter can be obtained using the get\_libs command. You cannot specify this option if a full library cell name has been specified. -inverter\_pair Indicates that a pair of inverting library cells is to be inserted instead of a single non-inverting library cell. -new\_net\_names new\_net\_names Specifies the net name to be given to the new net that PrimeTime inserts. This option can only be used if only one buffer or an inverter pair is being inserted. If one buffer is being inserted, you have to pass only one net name. If an inverter pair is being inserted, you have to pass two net names. These names can be any valid net names, but must be the leaf names i.e. not the hierarchical names. The new names must not contain embedded hierarchical separators. The new names must be unique in the current context (as specified by current\_instance). If you use this option, you have to also use the new\_cell\_names option. -new\_cell\_names new\_cell\_names Specifies the cell name to be given to the new cell that PrimeTime inserts. This option can only be used if only one buffer or an inverter pair is being inserted. If one buffer is being inserted, you have to pass only one cell name. If an inverter pair is being inserted, you have to pass two cell names. These names can be any valid cell names, but must be the leaf names i.e. not the hierarchical names. The new names must not contain embedded hierarchical separators. The new names must be unique in the current context (as specified by current\_instance). If you use this option, you have to also use the new\_net\_names option. pin\_or\_port\_list Specifies a list of pins or ports to buffer.

## link\_design

Resolves references in a design.

## link\_design

Builds the complete design by resolving references from instances to cells. This command performs the following functions:

- The different LEF, GDS, and Liberty libraries are combined to build an internal project library with cells that have all views needed by Aprisa (timing view, layout view, abstract view, and so on).
- The references in the imported design are replaced by references to cells from this
  project library.
- In a hierarchical design, this step also resolves the references from blocks in the design to cells representing hard blocks.

To build the design, the link\_design Tcl command uses the following information:

- Verilog netlist (loaded with the read verilog Tcl command)
- Logic/timing library (loaded with the read\_liberty Tcl command)
- Physical library (loaded with the read\_lef, read\_milkyway\_fram, load\_library Tcl commands)
- PR\_LIB or GDS abstract libraries stored with the project, when available. These
  need not be loaded explicitly. They allow you to examine the abstract in the
  context of the complete design.

For references to Liberty models that are not yet loaded, Aprisa uses the search path as set by <code>set\_link\_path</code> Tcl command and the content of the <code>liberty\_search\_path</code> variable to find missing timing information. Only Liberty libraries can be loaded on demand. All physical libraries must be loaded explicitly for the <code>link\_design</code> Tcl command to add them to the project library.

Re-executing the *link\_design* Tcl command on a design causes Aprisa to rebuild the internal project library using the current settings of the search path and library variables, and re-establishes the binding of instances in the design to cells in the project library.

When saving a design, you have the option to save a local copy of the physical cells of the internal project library with the design. The <code>gdslib</code> library contains the full layout in GDS format as loaded from GDS or OASIS. The <code>prlib</code> library contains the routing abstract in PR\_LIB format, as loaded from LEF, Milkyway FRAM, or PR\_LIB libraries. Bot the <code>prlib</code> and <code>gdslib</code> libraries are stored with the project. Once these project libraries exist, they are always loaded when the design is loaded. By default, the <code>link\_design</code> Tcl command links these libraries after external libraries that were loaded using <code>read\_lef</code>, <code>read\_gds</code>, <code>read\_oasis</code> or <code>load\_library</code> Tcl commands with the <code>-link\_first</code> argument, that is, cells of these external libraries will overrule cells saved in the project libraries. Using the <code>db</code> parameter, <code>use\_own\_lib\_before\_link\_first</code>, the <code>prlib</code> and <code>gdslib</code> project libraries are linked first, that is, only cells that do not yet exist in the project libraries are picked up from external libraries, even if the <code>-link\_first</code> argument was used. When the <code>use\_own\_lib\_before\_link\_first</code> parameter is set, the <code>link\_first</code> argument only affects the order of libraries linked after the project libraries.

You can control how Aprisa deals with missing information. Either a dummy cell, that is, an empty module in Verilog and an empty Liberty (.lib) cell with the proper size and correct pins is created, or an error is issued. A dummy cell representing a missing module in Verilog is called a *proto-module*. A dummy cell representing a missing library cell is called a *proto-lib\_cell*. These proto-objects allow for better support of top down design.

Note that, even though they contain the same information, Aprisa makes a distinction between empty modules and missing modules. An empty module has an (empty) Verilog definition; A missing module is a module who was not found and whose Verilog definition was inferred. You control whether empty modules should be considered errors. Missing modules are always considered errors.

After linking the design the proto-module or proto-lib\_cell can be converted again to the macro or the module using the <code>convert\_macro\_to\_module</code> and <code>convert\_module\_to\_macro</code> Tcl commands.

## SYNTAX

string link\_design [-verbose] [-remove\_sub\_designs] [-keep\_sub\_designs]
[design\_name]
stringdesign\_name

## **Syntax**

## **ARGUMENTS**

-verbose

Indicates that the linker is to display verbose messages.

-remove sub designs

Indicates that subdesigns are to be removed after linking. By default, subdesigns are removed. Use this option to free up memory and improve performance. For more information, see the section entitled "Performance Considerations."

-keep\_sub\_designs

Indicates that subdesigns are to be kept after linking. By default, subdesigns are removed. Use this option to keep the sub-designs around so that current design can be changed to other designs later.

design name

Specifies the name of the design to be linked; the default is the current design.

where the arguments have the following meaning:

[-proto]

Create prototype modules and library cells for all cells referenced in the netlist for which physical models are missing.

[-replace\_own\_pr\_lib\_with { string [string]...}]

In the project library, replace all cells whose names are in the specified list with cells that have the same name from one of the loaded libraries. The project library can be saved on disk when the project is saved, and contains a copy of all cells with an Aprisa layout view that are used in the design.

[-replace\_own\_gds\_lib\_with { string [string]...}]

Replace all cells in the projects's own *gdslib* whose name is in the specified list of cell names with cells that have the same name from one of the loaded libraries. The project's own *gdslib* is created when the project is saved and contains a copy of all cells with a GDS layout view that are used in the design.

[-reload\_lg\_lib\_with\_diff\_path]

Reload Liberty files from different Linux paths based on the current *search\_path* or *link\_path* settings. By default, a Liberty file is not loaded if another Liberty file with that same file name and same internal library name is already loaded, even if the path name is different.

Use this argument if you want to replace the Liberty file with a new version that is in a different path but has the same file name and internal library name.

After using this argument, the old version of the Liberty file can be removed from memory using the remove\_library -all\_unused Tcl command.

[-no\_proto\_lib\_cell]

Do not create a dummy library cell if no valid cell is

found.

[-strict]

Do not link unless all logical and physical library cells are present. This is the default behavior. If the *-proto* argument is used, this argument is not applicable. If for a module no abstract is found, the abstract is generated automatically, and the warning *LnkNoAbs* is issued.

[-max\_ref\_count\_for\_proto\_module maxinst]

Maximum number of references allowed for proto-modules. If more than *maxinst* instances of the missing cell exist, no proto-module is created. The default value is 10.

[-min\_pin\_count\_for\_proto\_module minpin]

Minimum number of pins required for proto-module. If a missing cell has less than minpin pins, no proto-module is created. The default value is 50.

[-allow\_defined\_empty\_modules]

Do not treat empty modules as errors.

[-bind\_lib\_cell\_only\_to\_empty\_module]

Only bind a module to a corresponding library cell if that module is empty.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790422	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025769
<pre>list_attributes Lists currently defined attributes.</pre>	Lists the attributes of an object type if the -class argument is specified. Otherwise, it lists attributes of all available object types.  For a list of supported object types, see Aprisa Classes.
SYNTAX  string list_attributes [-application] [-class class_name] stringclass_name  ARGUMENTS  -application     Lists application attributes as well as user-defined attributes.  -class class_name     Limit the listing to attributes of a single class. Valid classes are design, port, cell, net, and so on.	Syntax list_attributes [-class class]
ARGUMENTS  -application     Lists application attributes as well as user-defined attributes.  -class class_name     Limit the listing to attributes of a single class. Valid classes are design, port, cell, net, and so on.	where [-class class] is the class name of the object.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790428	PI's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025776
list_libraries  Lists all libraries that are read into PrimeTime.	list_libraries  Lists all libraries that are loaded into an Aprisa session. The command returns the full paths to libraries, or, if the project was saved with the -all_libs, -prlib, or -gdslib arguments, the paths are shown as own_pr_lib, lg_lib,or gds_pr_lib.
SYNTAX	Syntax
string <b>list_libraries</b> [-only_used]	<pre>list_libraries [lib_names] \</pre>
ARGUMENTS	where the arguments have the following meaning:
-only_used Indicates only the list libraries in use. A library is in use if a linked	[1ib_names] Only report on the specified libraries.
design links to library cells from the library.	[-only_used] Only list the libraries if they contain cells that are used in the current project.
	[-detail] List for each library all the cells that are used in the current project.
	[-lib_cell cells] Only report on cells from the specified list. If this argument is used with the -only_used argument, only used cells from the list are reported.

Pl's Ex. 18 (PrimeTime 2006.12 Executable) at SNPS_EXE_011	Pl's Ex. 646 (AP 09.10.rel.1 Executable) ZZATopTech 0000035-44
parse_proc_arguments # Parse arguments to a procedure	Command: parse_proc_arguments <string:result> parse procedural arguments</string:result>
-args arg_list (Argument list to be parsed) result_array (Name of array to use to store parse results)	option: -args { <string> } procedure arguments (require)get_option arg&lt;1&gt; get option valueset_option set option valueget_default arg&lt;1&gt; get default valueset_default set default valuelist_options list current option valuesload_options load current option valueslicense list required licenseshelp display command help</string>
	description:  This command parses prcedural arguments with their attributes defined by define_proc_attributes command.  It must be used inside a procedure, and usually it is the first command to call. The usage is meaningful only if the procedure is defined with variable arguments 'args'.  If the input arguments/options have no type error, the values will be assigned to the variable array indexed by the argument/option name.

Pl's Ex. 631 (PrimeTime 2007.06 Executable) at SNPS_EXE_011	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025942
read_aocvm # Read AOCVM data from aocvm file aocvm_file (File containing aocvm data)	read_aocvm  Reads an advanced on-chip variation (OCV) derating model from a text file. This is the recommend method to build such a model. The set_aocvm_component Tcl command will be phased out eventually.
	Syntax
	read_aocvm file
	where file is the name of the advanced OCV model file to read.
	The syntax of the file is as follows:
	<pre>version version_number object_type design   lib_cell   cell rf_type rise   fall   rise fall delay_typ cell   net   cell net derate_type early   late object_spec string depth set_of_M_floats distance set_of_N_floats table N_rows_M_colums</pre>
	where the lines have the following meaning:
	object_type design   lib_cell   cell  Derating model holds for standard cell, a specific block, or for a complete design.
	rf_type rise   fall   rise fall  Derating factor holds for a rising event, a falling  event, or both. By default, the setting holds for both.
	delay_typ cell   net   cell net  Derating factor applies to cells, nets, or both.
	derate_type early   late  Setting holds for an early path (signal path for hold analysis, or clock path for setup analysis) or for a late path (signal path for setup analysis, clock path for hold analysis).

object_spec string	This line is ignored for now. Will be implemented in future release.
depth set_of_M_floats	Different values of logic depth for which a column of derating factors is provided. Note that $M$ can be zero, indicating that this is a one-dimensional model that has derating factors that are only a function of the distance.
distance set_of_N_float	Different values of distance for which a row of derating factors is provided. Note that $N$ can be zero, indicating that this is a one-dimensional model that has derating factors that are only a function of the depth.
table <i>N_rows_M_columns</i>	${\it N}$ rows, with in each row ${\it M}$ values. Each row corresponds to a distance. Each column corresponds to a depth.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790454	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025965
read_milkyway  Reads in one linked design from milkyway database.	read_milkyway_fram  Reads physical library data from a Milkyway FRAM library. The FRAM library contains the cell frame views, that is, for each cell the location of its pins and the blockages for the router on the various layers. In addition the route abstracts, also the no_pg and no_signal route guides are read. The reader fully supports the Milkyway 2008 standard.
SYNTAX  int read_milkyway [-version version] [-netlist_only] [-library design_library] [- scenario scenario_name] CEL_name string CEL_name string scenario_name string design_library	Syntax read_milkyway_fram mw_library_path
-version version Specifies the version of the design to be read. For example, there are design files under the CEL view in the milkyway design library design_lib: 'design_lib/CEL/designl_pre_route1:1', 'design_lib/CEL/designl_post_route:2' etc. The 1 or 2 after the ':' is the version number of the design. The default is to read the most current version.  -netlist_only Indicates that only the netlist is to be read; constraints are not read. The default is to read both netlist and constraints.  -library design_library Specifies the absolute or relative path to the MW design library. This option can be left out if the variable mw_design_library specifies the path to the MW design library.  -scenario scenario_name MW database is capable of storing multiple constraints that can correspond to various scenarios of running the design. This option specifies the name of the scenario for reading in constraints from MW database. The default is to not use a scenario.  CEL_name  Specifies the design filename to be read. For example, there are design files under the CEL view in the milkyway design library design_lib: 'design_lib/ CEL/designl_pre_route1:1', 'design_lib/CEL/designl_post_route:2' etc. The design_pre_route or designl_post_route are the CEL_name argument. Do not include version number in this argument.	where mw_library_path is the path name of the Milkyway database to read.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790454	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025967
read_milkyway  Reads in one linked design from milkyway database.	read_milkyway_tech  Imports the technology information from a Milkyway database.
SYNTAX  int read_milkyway [-version version] [-netlist_only] [-library design_library] [- scenario scenario_name] CEL_name string CEL_name string scenario_name string design_library	Syntax  read_milkyway_tech filename \
ARGUMENTS	where the arguments have the following meaning:
-version version  Specifies the version of the design to be read. For example, there are design files under the CEL view in the milkyway design library design_lib: 'design_lib/CEL/design1_pre_route1:1', 'design_lib/CEL/design1_post_route:2' etc. The 1 or 2 after the ':' is the version number of the design. The default is to read the most current version.  -netlist_only  Indicates that only the netlist is to be read; constraints are not read. The default is to read both netlist and constraints.  -library design_library  Specifies the absolute or relative path to the MW design library. This option	Filename   Name of the Milkyway file to read.    -rlc_model rlc_model   Name of the RLC model that is created as part of the technology import. The default value is MW.    -rlc_corner MIN   NOM   MAX   Read the RLC data of the specified corner. The default value is MAX.    -routing_dir hv   vh   Routing direction for all layers. For the hv routing
can be left out if the variable mw_design_library specifies the path to the MW design library.  -scenario scenario_name  MW database is capable of storing multiple constraints that can correspond to various scenarios of running the design. This option specifies the name of the scenario for reading in constraints from MW database. The default is to not use a scenario.  CEL_name  Specifies the design filename to be read. For example, there are design files under the CEL view in the milkyway design library design_lib: 'design_lib/ CEL/design1_pre_route:1', 'design_lib/CEL/design1_post_route:2' etc. The design1_pre_route or design1_post_route are the CEL_name argument. Do not include version number in this argument.	direction, which is the default value, metal1 is routed horizontally; metal2 is routed vertically; metal3 is routed horizontally, and so on.  For the vh routing direction, metal1 is routed vertically; metal2 is routed horizontally; metal3 is routed vertically. and so on.

Pl's Ex. 335	(PrimeTime	2006.12	at ATor	Tech	1790456-58
II J LIM OUU					

# Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025972

# read\_parasitics

Reads net parasitics information from an SPEF, DSPF, RSPF, or binary parasitics file and uses it to annotate the currently linked design.

# read\_parasitics

Loads parasitic information extracted from a third-party tool onto the current design. By default, this command reads parasitic data in SPEF format.

## SYNTAX

# Boolean read parasitics [-format file fmt] [-complete with completion type] [-lumped\_cap\_only] [-pin cap included] [-increment] [-path prefix] [-keep\_capacitive\_coupling] [-coupling\_reduction\_factor factor] [-triplet\_type ttype] [-quiet] [-syntax\_only] [-ecol [-original\_file\_name file\_name] [-ilm\_context] [-keep\_variations] [-create\_default\_variations] file names string file\_fmt string completion\_type string path\_name

# **Syntax**

```
read_parasitics filenames \
    [-format DSPF | SPEF] \
    [-lumped_cap_only] \
    [-pin_cap_included] \
    [-increment] \
    [-quiet] \
    [-syntax_only] \
    [-path path] \
    [-strip_path prefix] \
    [-merge_same_net_coupling] \
    [-condition { condition [condition]... }]
```

## **ARGUMENTS**

-format file\_fmt

string file\_names string ofname float factor

Specifies the format of the parasitics file. Allowed values are SPEF, DSPF, RSPF and SBPF (Synopsys Binary Parasitics Format). If -format is not specified, the application can determine whether the file is SPEF, DSPF, RSPF, or a compressed version of those three ascii formats. However, to read a file in SBPF, you must specify -format SBPF.

-complete\_with completion\_type

This option does not apply to the RSPF format. Indicates that a net with partially annotated parasitics is to be completed by inserting capacitances and resistances according to <code>completion\_type</code>. Allowed values are <code>zero</code>, which completes the net by inserting zero capacitances and resistances; and <code>wlm</code>, which completes the net by inserting capacitances and resistances derived from wire load models. This option is equivalent to reading the parasitics file and then using the command <code>complete\_net\_parasitics -complete\_with</code>.

Note: <code>complete\_net\_parasitics</code> and <code>read\_parasitics -complete\_with</code> complete a net only if all missing segments are between two pins and the nets are partially annotated (nets are not affected if they are fully annotated or have no annotation at all). Also, the net must be hierarchical, so that if the parasitics for the block-level parts of a net are missing, those

## where the arguments have the following meaning:

| Name of files with parasitic information to load.

| Format DSPF | SPEF| | Format of the parasitic data. The default file format is SPEF.

| SPEF| | Only annotate the total capacitance of the nets.

| Pin\_cap\_included| | RC networks already include the pin capacitances.

| Add these parasitics to previously annotated parasitics instead of replacing them.

| Couiet | Do not report the annotated parasitics in the log file.

parasitics could exist in the top-level net. . If any of these conditions are not met, you must correct the SPEF or DSPF file manually.

## -lumped\_cap\_only

This option does not apply to the SBPF format. Indicates that only the total capacitance of nets is to be annotated as a lumped capacitance on the annotated nets. The RC networks specified in the parasitics file are discarded. The annotated lumped capacitance is the capacitance specified when the net is declared in the parasitics file.

#### -keep capacitive coupling

Indicates that the cross capacitors are to be kept in the RC networks data structure. This facilitates the capacitive crosstalk analysis, but does not turn it on. This option disables the -coupling\_reduction\_factor option; the command will fail if both options are specified. All coupling capacitors are split to ground with a factor of 1.0 if crosstalk analysis is not activated. This option applies to both the SPEF and the SBPF format. This option requires a PrimeTime SI license.

## -pin cap included

Indicates that the RC networks are to include the pin capacitances. By default, the RC network does not include pin capacitances. This option does not apply to the RSPF format. The RC pi model in RSPF format has to always include effect of pin capacitances.

#### -increment

Indicates that previously annotated parasitics on the nets listed in the parasitics file are not to be overwritten. Additionally, any incomplete annotations in the parasitics file are not to be rejected. By default, the RC annotation specified in the parasitics file overwrites the previous parasitics annotations of the nets listed in the parasitics file. Use this option for annotating hierarchical parasitics files.

## -path prefix

Specifies a relative path from the current design to the hierarchical design name for which the parasitics file has been created. By default, absolute pathnames are used. Use this option if the parasitics file refers to an object (for example, net) in a hierarchy (for example, hier). Do not use this option if the parasitics file refers to an absolute path (for example, hier/net).

## -coupling\_reduction\_factor factor

This option applies only to the SPEF format and the SBPF format. A positive floating point number that specifies the factor to apply when reducing coupling capacitances to grounded capacitances. The default value is 1.0. This option is disabled if the -keep\_capacitive\_coupling option is specified. The command will fail if both options are specified.

## -triplet\_type ttype

This option applies only to the SPEF and PARA formats. Several values in SPEF and PARA, such as capacitor and resistor values, can be specified as triplets - min:typ:max. By default, PrimeTime takes the max value. Using this option, the user can select the min or typ value. Allowed values are max (the default). typ. and min.

#### -auiet

Indicates that the **report\_annotated parasitics** report is not to be generated when the parasitics file has been read. By default, after reading the parasitics file, the **report\_annotated\_parasitics** -check command is executed. This command reports the number of annotated nets, verifies the completeness of annotated RC networks on nets, and checks that no RC elements dangle. It is recommended that you use the -quiet option when reading multiple parasitics files in incremental mode.

[-syntax\_only] Do not load the parasitics but check if the SPEF

syntax is valid. Note that this is only a syntax check. It does not check whether the parasitic file matches

the netlist

[-path path] Relative path from the current design to the

hierarchical design name for which the parasitic file

has been created.

[-strip\_path prefix] Prefix of all SPEF or DSPF objects that needs to be

stripped.

[-merge\_same\_net\_coupling]

Merge coupled capacitances between same nets.

[-condition { condition [condition]... }]

List of SPEF parasitic conditions to load.

## -syntax\_only

Indicates that **read\_parasitics** is to parse the file for syntax errors without performing any parasitic annotation. Use this option to troubleshoot your parasitics file and avoid generating error messages during the actual annotation. No design is required to use **-syntax\_only**.

### -ilm\_context

Indicates that the annotation is being performed in the presence of Inteface Logic Models (ILMs). An original design parasitics can be used to annotate a design with ILMs using this option. This option does not issue error messages for missing nets, cells and pins.

#### -eco

Indicates that the files being currently annotated are ECO parasitics from Star-RCXT. PTSI can read ECO parasitics that are written out by Star-RCXT only. The ECO parasitics can be annotated only when there are some existing parasitics that are already annotated. ECO parasitic files contain reextracted parasitics for just the ECO nets and their immediate coupling neighbours only and do not contain all the nets of the design. Incremental analysis can be performed after reading ECO parasitics.

## -original\_file\_name orig\_file\_name

This option can only be used when -eco option is being used. If the original annotation is performed via multiple parasitic files into PTSI, then the ECO parasitic file corresponds to one of the original files (because it corresponds to one extracted database in Star-RCXT). PTSI will try to determine the corresponding original file but it is not always possible. You can use this option to specify which original parasitic file does the ECO file correspond to.

## file\_names

When the format is one of SPEF, DSPF, RSPF and SBPF, it specifies a list of files from which parasitics information is to be read.

## -keep\_variations

Indicates that the statistical parasitic information are to be kept in the RC networks data structure. This facilitates the variation aware timing analysis, but does not turn it on. This option applies only to SBPF format for now. Also, currently, this option does not work with either -eco option or -increment option. This option requires a PrimeTime VA license.

## -create\_default\_variations

Specifies that default parasitic variations should be created for all the variation parameters. The default variations created are all assumed to be of normal distribution. The mean and sigma values are already present in the parasitic file.

## Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790477 -79 Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025975 read sdf read sdf Reads leaf cell and net timing information from a file in Standard Delay Format Reads timing data from a Standard Delay Format (SDF) file and back-annotates the (SDF) and uses that information to annotate the current design. design. NOTE: The listed unsupported options will be supported in a future release. **Syntax** SYNTAX string read\_sdf [-load\_delay net | cell] read\_sdf file \ [-analysis\_type single | bc\_wc | on\_chip\_variation] [-load delay load delay] \ [-min\_file min\_fname] [-analysis\_type analysis\_type] \ [-max file max fname] [-path path name] [-min\_file min\_file] \ [-type sdf\_min | sdf\_typ | sdf\_max] [-max\_file max\_file] \ [-min\_type sdf\_min | sdf\_typ | sdf\_max] [-path path] \ [-max\_type sdf\_min | sdf\_typ | sdf\_max] [-min\_type sdf\_min | sdf\_type | sdf\_max] \ [-cond\_use min | max | min\_max] [-syntax\_only] [-max\_type sdf\_min | sdf\_type | sdf\_max] \ [-strip path strip path name] [-type sdf min | sdf type | sdf max] \ [-quiet] [-worst ] file\_name [-cond\_use cond\_use] \ [-strip\_path strip\_path] \ string path\_name [-syntax\_only] \ string sdf file name [-quiet] string min\_sdf\_file\_name string max\_sdf\_file\_name string strip\_path\_name **ARGUMENTS** where the arguments have the following meaning: -load\_delay net | cell Name of the SDF file to read. Indicates whether load delays are included in net delays or in cell delays file in the timing file being read. The default is cell. The load delay is the portion of cell delay arising from the capacitive load of the net driven by the cell. [-load delay load delay] Not supported yet. -analysis\_type single | bc\_wc | on\_chip\_variation Use this option only if you have not already set an analysis type with set\_operating\_conditions -analysys\_type. If you are in min\_max mode, the [-analysis\_type analysis\_type] default is bc\_wc. single indicates that only one operating condition is to be used. Specifying either bc\_wc or on\_chip\_variation switches to min\_max Not supported yet. mode and causes both minimum and maximum delays to be read from the SDF file.

-analysis\_type single | bc\_wc | on\_chip\_variation

Use this option only if you have not already set an analysis type with

set\_operating\_conditions -analysys\_type. If you are in min\_max mode, the

default is bc\_wc. single indicates that only one operating condition is to

be used. Specifying either bc\_wc or on\_chip\_variation switches to min\_max

mode and causes both minimum and maximum delays to be read from the SDF file.

Delays in SDF are represented in the form of triplets

(sdf\_min:sdf\_typ:sdf\_max). By default, the -analysis\_type bc\_wc |

on\_chip\_variation option reads the sdf\_min and sdf\_max delays, respectively.

To change this, use the -min\_type and -max\_type options.

-min\_file min\_sdf\_file\_name

Use this option only if the minimum and maximum delays are in two separate

SDF files. Specifies the file from which minimum delay timing information is

to be read. The timing file must be in SDF format version v1.0, v2.0, v2.1

or v3.0.

-max\_file max\_sdf\_file\_name

Use this option only if the minimum and maximum delays are in two separate

[-load\_delay load\_delay]
Not supported yet.

[-analysis\_type analysis\_type]
Not supported yet.

[-min\_file min\_file] Not supported yet.

[-max\_file max\_file] Not supported yet.

[-path path] Not supported yet.

\_39

SDF files. Specifies the file from which maximum delay timing information is to be read. The timing file must be in SDF format version v1.0, v2.0, v2.1 or v3.0.

#### -path path\_name

Specifies the path from the current design to the subdesign for which the timing file has been created.

#### -type sdf min | sdf typ | sdf max

Indicates which of the SDF triplet delay values are to be read from the SDF file. Delays in SDF are represented in the form of triplets (sdf\_min:sdf\_typ:sdf\_max). By default, read\_sdf reads the maximum delays sdf max.

Note: If you use -type while in min/max mode (for example, if you use - operating\_conditions bc\_bw | on\_chip\_variation), a single value is annotated onto both min and max values of an arc.

#### -min\_type sdf\_min | sdf\_typ | sdf\_max

Specifies which of the SDF triplet delay values are to be read from the SDF file for minimum delay. Delays in SDF are represented in the form of triplets (sdf\_min:sdf\_typ:sdf\_max). By default, read\_sdf reads the minimum delays sdf\_min. Use this option only with option -analysis\_type bc\_wc | on\_chip\_variation.

## -max\_type sdf\_min | sdf\_typ | sdf\_max

Specifies which of the SDF triplet delay values are to be read from the SDF file for maximum delay. Delays in SDF are represented in the form of triplets (sdf\_min:sdf\_typ:sdf\_max). By default,  $\mathbf{read\_sdf}$  reads the maximum delays  $\mathbf{sdf\_max}$ . Use this option only with option  $\mathbf{-analysis\_type\ bc\_wc\ }|$   $\mathbf{on\_chip\_variation}$ .

### -cond\_use min | max | min\_max

Use this option only if the SDF file includes some conditional delays using the SDF construct COND, and if the Synopsys library in use does not specify conditional delays. min indicates that the minimum of all conditional delays is to be used to annotate the corresponding timing arc. max indicates to use the maximum;  $min_max$  indicates  $min_max$  operating conditions; the minimum of all conditional delays is to be used for the minimum operating condition, and the maximum of all conditional delays is to be used for the maximum operating condition, You cannot use  $min_max$  with a single operating condition; you must be in  $min_max$  mode.

### -syntax\_only

Indicates that no timing annotation is to be performed; syntax only is to be processed. Use this option to verify that your SDF syntax is correct and will not issue any error messages.

#### -strip path strip path name

Specifies a prefix path that is to be stripped from all SDF objects. Such a prefix path is usually a result of generating an SDF file for a subdesign, and using this subdesign as the current design.

#### -quiet

Use this option to skip execution of report\_annotated\_delay and report\_annotated\_check after reading SDF.

#### -worst

Indicates that **read\_sdf** is to annotate the current design only with delays worse than the current annotated delays; applies to annotated net and cell delays and annotated timing checks. The worst delay is defined as the most pessimistic delay. This means primetime annotates the min of minima, and max of maxima values.

#### sdf file name

Specifies the file from which timing information is to be read. The timing file must be in SDF format version v1.0, v2.0, v2.1 or v3.0.

[-min\_type sdf\_min | sdf\_typ | sdf\_max]
Not supported yet.

[-max\_type sdf\_min | sdf\_typ | sdf\_max]

Not supported yet.

[-type sdf\_min | sdf\_type | sdf\_max]

Not supported yet.

[-cond\_use cond\_use] Not supported yet.

[-strip\_path strip\_path]

Not supported yet.

[-syntax\_only] Not supported yet.

[-quiet] Not supported yet.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790484	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025983
read_verilog  Reads in one or more Verilog files.	read_verilog  Reads the hierarchy and connectivity information of a design from a set of Verilog files and builds a netlist ready for linking, that is, binding instances to modules and library cells using the link_design Tcl command. The actual design database is only created during the link_design step.
SYNTAX  string read_verilog [-hdl_compiler] file_names list file_names	<pre>Syntax read_verilog files \     [-no_check] \</pre>
ARGUMENTS  -hdl_compiler  Indicates that the Verilog files are to be read using the PrimeTime external reader (ptxr) that uses HDL Compiler. Reading files in this way requires an HDL Compiler license while the read is in progress. HDL Compiler supports the complete Verilog language, but uses more CPU and memory than does the native PrimeTime Verilog reader.  file_names  Specifies names of one or more files to be read.	where the arguments have the following meaning:  files  Names of the Verilog files to read.  Do not perform additional syntax and semantic checking. This expedites the reading, but may cause fatal errors down the road. Use this argument only if you read in Verilog files that have been previously checked.

Pl's Ex. 18 (PrimeTime 2006.12 Executable) at SNPS_EXE_011	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025987
redirect # Redirect output of a command to a file	Redirects the output of any Tcl command to a user-specified file or to a Tcl variable. The redirect command allows you to send the output to more than one destination, such as to the screen and a file using the -tee argument.  If you do not want to tee the output, you can redirect the output via the standard Tcl method as follows:  command > file
[-append] (Append output to the file) [-tee] (Tee output to the current output stream) [-file] (Output to a file (default)) [-variable] (Output to a variable)	<pre>Syntax  redirect target command \</pre>
Target (Name of file/variable target for redirect) command_string (Command to redirect. Should be in braces {}.)	where the arguments have the following meaning:  target  Name of the file to which to write the output, or, if the -variable argument is used, name of the Tcl variable in which to store the output.  command  Name of the Tcl command whose output you want to redirect.  command_options  Command options to command.  [-append]  Append output to the file instead of overwriting the file.  [-tee]  Copy the output to the screen.  [-variable]  Redirect output to a Tcl variable instead of to a file.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790495	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025994
remove_annotated_delay  Removes annotated delays from the design, either on specific cells or nets, between specific pins, or all annotated delays in the design.	remove_annotated_delay  Removes the delay information on selected nets, ports, or pins that was loaded from an external timing tool. You may want to use this command to ensure only Aprisa-calculated delay information is used and no delays slipped in from an external source.
<pre>SYNTAX string remove_annotated_delay [-all] [-from from_list] [-to to_list] [object_spec]  list from_list list to_list list object_spec</pre>	Syntax  remove_annotated_delay objects \
ARGUMENTS  -all  Indicates that all annotated delays in the design are to be removed. This option is exclusive of the -from, -to, and object_spec options.  -from from_list  Specifies a list of pins or ports that are the startpoints of the timing arcs for which annotated delays are to be removed. You cannot combine this option with object_spec.  -to to_list  Specifies a list of pins or ports that are the endpoints of the timing arcs for which annotated delays are to be removed. You cannot combine this option with object_spec.  object_spec  Specifies a list of leaf cells or nets for which all annotated delays are to be removed. You cannot combine this option with -from and -to.	where the arguments have the following meaning:  objects  Names of objects for which to remove the delay.  [-from pin_or_port]  Remove delay from the specified pin or port.  [-to pin_or_port]  Remove delay to the specified pin or port.  [-all]  Remove all annotated delay.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790501	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025996
remove_annotated_transition  Removes previously-annotated transition times from pins or ports in the current design.	remove_annotated_transition  Removes the transition time information from the specified pins that was loaded from an external timing tool. You may want to do this to ensure only Aprisa-calculated transition time information is used and no transition times slipped in from an external source.
<pre>SYNTAX int remove_annotated_transition</pre>	Syntax remove_annotated_transition pin_list \ [-all]
ARGUMENTS  -all  Indicates that all annotated transition times in the design are to be removed.  -all and pin_list are mutually exclusive; you must use one of these, but not both.  pin_list  Specifies a list of pins or ports from which annotated transition times are to be removedall and pin_list are mutually exclusive; you must use one of these, but not both.	where the arguments have the following meaning:  pin_1ist  Names of the pins for which to remove the annotated transition.  [-all]  Remove all annotated pin transitions.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790507	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0025998
remove_capacitance  Removes capacitance on nets or ports.	remove_capacitance  Removes user-specified capacitances from ports and nets that were set using the set_load Tcl command. The real extracted capacitances will be used instead.
SYNTAX  string remove_capacitance net_or_port_lis list net_or_port_list	Syntax remove_capacitance net_or_port_list
ARGUMENTS  net_or_port_list     Specifies a list of ports and nets in the current design, whose capacitances are removed.	where $net\_or\_port\_list$ is the names of the nets or ports for which to remove capacitances.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790508	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026000
remove_case_analysis Removes the case analysis value on input.	remove_case_analysis  Removes case analysis that was set using the set_case_analysis Tcl command. Case analysis allows you to specify constant values for selected nets that are propagated through the design.
SYNTAX  string remove_case_analysis port_or_pin_list list port_or_pin_list	Syntax remove_case_analysis objects
ARGUMENTS  port_or_pin_list  Lists ports or pins for which the case analysis entry is to be removed.	where objects is the list of objects for which to remove case analysis.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790512	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026002
remove_clock  Removes one or more clocks from the current design.	remove_clock  Removes all or a selected set of clocks in the design.
SYNTAX  string remove_clock -all   clock_list list clock_list	Syntax remove_clock [clock_list] \ [-all]
ARGUMENTS  -all  Specifies to remove all clocks in the current design.  clock_list  Specifies a list of collections containing clocks or patterns matching the clock names.	were the arguments have the following meaning:  [clock_list] List of clocks to remove.  [-all] Remove all clocks.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790515	Pl's Ex. 646 (AP 09.10.rel.1 Executable) ZZATopTech 0000035-44
remove_clock_groups  Removes specific exclusive or asynchronous clock groups from the current design.	Command: remove_clock_groups remove clock groups
SYNTAX  Boolean remove_clock_groups -physically_exclusive   -exclusive   -asynchronous -name name_list   -all  list name_list	option: -all remove all clock groups -name * clok group list -physically_exclusive physically exclusive -logically_exclusive logically exclusive -asynchronous asynchronousget_option arg<1> get option valueset_option set option valueget_default arg<1> get default valueset_default set default valuelist_options list current option valuesload_options load current option valueslicense list required licenseshelp display command help
ARGUMENTS  -physically_exclusive     Specifies that groups set for physically exclusive clocks are to be removed.     The -physically_exclusive, -logically_exclusive and -asynchronous options are mutually exclusive; you must choose only one.  -logically_exclusive     Specifies that groups set for logically exclusive clocks are to be removed.     The -physically_exclusive, -logically_exclusive and -asynchronous options are mutually exclusive; you must choose only one.  -asynchronous     Specifies that groups set for asynchronous clocks are to be removed. The -physically_exclusive, -logically_exclusive and -asynchronous options are mutually exclusive; you must choose only one.  -name name_list     Specifies a list of clock groups to be removed, which matches the groups in the given names. You should use the set_clock_groups command to predefine these names. Substitute the list you want for name_list. The -name and -all options are mutually exclusive.  -all     Specifies to remove all groups set for exclusive or asynchronous clocks in the current design. The -name and -all options are mutually exclusive.	description: %remove_clock_groups -asynchronous -all

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790517	Pl's Ex. 646 (AP 09.10.rel.1 Executable) ZZATopTech 0000035-4
remove_clock_latency  Removes clock latency information from specified objects.	Command: remove_clock_latency [db:object_list] standard SDC command
<pre>SYNTAX string remove_clock_latency [-source] [-clock clock_list] object_list list clock_list list object_list</pre>	option: -source remove source latency -all remove all latency offsets -offset remove latency offset -non_leaf apply to non-leaf offset -ocv remove ocv latencyget_option arg<1> get option valueset_option set option valueget_default arg<1> get default valueset_default set default valuelist_options list current option valuesload_options load current option valueslicense list required licenseshelp display command help
ARGUMENTS  -source  Specifies that clock source latency should be removed.  -clock clock_list  Removes any network latency defined on the pin/port objects in object_list which refers the clocks in clock_list from the design. If the -clock option is supplied when object_list refers to clock objects, a warning is issued that the option is not relevant in this case and execution of the command proceeds as if -clock was not given. This option does not remove a more general latency setting without any specific clock.  object_list  Provides a list of clocks, ports, or pins.	description: This command is the same as standard SDC command.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790519	Pl's Ex. 646 (AP 09.10.rel.1 Executable) ZZATopTech 0000035-44
remove_clock_sense  Removes unateness information defined on pins.	Command: remove_clock_sense <db:object_list> standard SDC command</db:object_list>
<pre>syntax string remove_clock_sense [-all] [-clocks clock_list] object_list list clock_list list object_list</pre>	option: -all remove all clock unateness from current design -clocks collection constraint applied to specified clocks onlyget_option arg<1> get option valueset_option set option valueget_default arg<1> get default valueset_default set default valuelist_options list current option valuesload_options load current option valueslicense list required licenseshelp display command help
-clocks clock_list Optionally specifies a list of clock objects to be associated with the given pin objects in object_list. If the -clocks option is specifed, only the unateness specified for that particular clock domain will be removed. Otherwise, unateness information for all clocks passing through the given pin objects will be removed. The -clocks option can only remove clock sense predefined by set_clock_sense -clock. It does not remove the default clock sense setting for this given pin.  -all Remove all unateness information in current design.  object_list Lists of pins with predefined unateness to remove.	description: This command is the same as standard SDC command.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790522-23	Pl's Ex. 646 (AP 09.10.rel.1 Executable) ZZATopTech 0000035-44
<pre>remove_clock_uncertainty Removes clock uncertainty information previously set by the set_clock_uncertainty command.</pre>	Command: remove_clock_uncertainty [db:object_list] Remove clock uncertainty constraints.
SYNTAX  string remove_clock_uncertainty [object_list   -from from_clock	option:  -all remove all uncertainty  -append remove append uncertainty  -end remove end uncertainty get_option arg<1> get option value set_option set option value get_default arg<1> get default value set_default set default value list_options list current option values load_options load current option values license list required licenses help display command help
-from from_clock -to to_clock  These two options specify the source and destination clocks for interclock uncertainty. You must specify either the pair of -from/-rise_from/-fall_from and -to/-rise_to/-fall_to, or object_list; you cannot specify both.  -rise_from rise_from_clock  Same as the -from option, but indicates that uncertainty applies only to rising edge of the source clock. You can use only one of the -from, - rise_from, or -fall_from options. Use -rise_from instead of the obsolete option -from_edge rise.  -fall_from fall_from_clock  Same as the -from option, but indicates that uncertainty applies only to falling edge of the source clock. You can use only one of the -from, - rise_from, or -fall_from options. Use -fall_from instead of the obsolete option -from_edge fall.  -rise_to rise_to_clock  Same as the -to option, but indicates that uncertainty applies only to rising edge of the destination clock. You can use only one of the -to, -rise_to, or -fall_to options. Use -rise_to instead of the obsolete option -to_edge rise.	description: Remove clock uncertainty constraints from design.

## -fall to fall to clock

Same as the -to option, but indicates that *uncertainty* applies only to falling edge of the destination clock. You can use only one of the -to, -rise\_to, or -fall\_to options. Use -fall\_to instead of the obsolete option -to\_edge fall.

## object\_list

Specifies a list of clocks, ports, pins, or cells from which uncertainty information is to be removed. You can use either the pair of <code>-from/-rise\_from/-fall\_from</code> and <code>-to/-rise\_to/-fall\_to</code> options or the <code>object\_list</code> option, but you cannot specify both; they are mutually exclusive.

-rise

Specifies that uncertainty is to be removed for only the rising clock edge. By default, uncertainty is removed for both rising and falling clock edges. This option is valid only for interclock uncertainty, and is now obsolete. Unless you need this option for backward-compatibility, use **-rise\_to** instead.

-fall

Specifies that uncertainty is to be removed for only the falling clock edge. By default, uncertainty is removed for both rising and falling clock edges. This option is valid only for interclock uncertainty, and is now obsolete. Unless you need this option for backward-compatibility, use **-fall\_to** instead.

-setup

Specifies that only setup check uncertainty is to be removed. By default, both setup and hold check uncertainties are removed.

-hold

Specifies that only hold check uncertainty is to be removed. By default, both setup and hold check uncertainties are removed.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790547	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026006	
remove_driving_cell	remove_driving_cell	
Removes port driving cell information.	Removes driving cell constraints that were set using the set_driving_cell To command. Currently, this command removes all driving cell constraints on specified pins or ports.	
SYNTAX	Syntax	
string remove_driving_cell [-rise] [-fall] [-min] [-max] [-clock clock_name] [-clock_fall] port_list  stringclock_name list port_list	<pre>remove_driving_cell port_list \     [-rise] \     [-fall] \     [-min] \     [-max] \     [-clock_fall] \     [-clock clocks]</pre>	
ARGUMENTS	where the arguments have the following meaning:	
rise Removes rise driving cell information.	port_1ist  Names of the ports for which to remove the driv cell constraints.	
-fall Removes fall driving cell information.	[-rise] Not supported yet.	
-min Removes min driving cell information.	[-fall] Not supported yet.	
max Removes max driving cell information.	[-min] Not supported yet.	
clock clock_name  Removes the driving cell set relative to the specified clock.	[-max] Not supported yet.	
-clock_fall	[-clock_fall] Not supported yet.	
Removes the driving cell relative to the falling edge of the clock. The default is the rising edge.	[-clock clocks] Not supported yet.	
Provides a list of input or output ports.		

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790550	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026008
remove_from_collection  Removes objects from a collection, resulting in a new collection. The base collection remains unchanged.	remove_from_collection  Creates a new collection, starting from a base collection and removing objects that are part of a subtraction set. Neither the base collection not the subtraction set are modified.
SYNTAX  collection remove_from_collection base_collection xlcollectionbase_collection list object_spec	Syntax remove_from_collection base_collection subtract_collection
ARGUMENTS  base_collection     Specifies the base collection to be copied to the result collection. Objects matching object_spec are removed from the result collection.  object_spec     Specifies a list of named objects or collections to remove. The object class of each element in this list must be the same as in the base collection. If the name matches an existing collection, the collection is used. Otherwise, the objects are searched for in the database using the object class of the base collection.	where the arguments have the following meaning:  base_collection

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790559	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026010
remove_input_delay  Removes input delay information from ports or pins.	remove_input_delay  Removes input delay on the ports or the pins that was set using the set_input_delay Tol command. Currently, this command removes all input delay information from the specified pins or ports.
SYNTAX  string remove_input_delay [-clock clock_name] [-clock_fall] [-level_sensitive] [-rise] [-fall] [-max] [-min] port_pin_list list clock_name list port_pin_list	Syntax  remove_input_delay port_pin_list \
ARGUMENTS -clock clock name	where the arguments have the following meaning:
Relative clock; '' for no clock. Use this option to remove only input delay relative to one clock.	port_pin_list  Names of the ports and pins for which to remove the input delays.
-clock_fall Delay is relative to falling edge of clock.	[-rise] Not supported yet.
-level_sensitive Delay is from level-sensitive latch.	[-fall] Not supported yet.
-rise Removes rising input delay.	[-min] Not supported yet.
-fall	[-max] Not supported yet.
Removes falling input delay.  -max	[-clock_fall] Not supported yet.
Removes maximum input delay.	[-clock clocks] Not supported yet.
-min Removes minimum input delay.	[-level_sensitive] Not supported yet.
port_pin_list Specifies a list of ports and pins.	

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790579-80	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026014	
remove_output_delay  Removes output delay from output ports or pins.	remove_output_delay  Removes output delay on ports or pins that was set using the set_output_delay Tcl command. Currently, this command removes all output delay information from the specified pins or ports.	
<pre>syntax string remove_output_delay [-clock clock_name] [-clock_fall] [-level_sensitive] [-rise] [-fall] [-max] [-min] port_pin_list stringclock_name list port_pin_list</pre>	<pre>Syntax remove_output_delay port_pin_list \     [-rise] \     [-fall] \     [-min] \     [-max] \     [-clock_fall] \     [-clock clocks] \     [-level_sensitive]</pre>	
ARGUMENTS	where the arguments have the following meaning:	
-clock clock_name  Relative clock; {""} for input delay relative to no clock.  -clock_fall	port_pin_list  Names of the ports and pins on which to remove the output delays.	
Removes the delay relative to falling edge of clock. If you specify clock_name without -clock_fall, the delay relative to rising edge of the clock is removed.	[-rise] Not supported yet.	
-level_sensitive  Removes level-sensitive output delay.	[-fall] Not supported yet.	
-rise Removes rising output delay.	[-min] Not supported yet.	
-fall Removes falling output delay.	[-max] Not supported yet.	
-max Removes maximum output delay.	[-clock_fall] Not supported yet.	
-min Removes minimum output delay.	[-clock clocks] Not supported yet.	
port_pin_list Specifies a list of ports and pins. Each element in the list is either a collection of ports or pins, or a pattern which matches ports or pins on the current design.	[-level_sensitive] Not supported yet.	

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 005677584	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026016
remove_propagated_clock  Removes a propagated clock specification.	remove_propagated_clock  Removes from objects the propagated clock attribute that was set using the set_propagated_clock Tcl command. The objects can be a combination of clocks, pins, and ports.
SYNTAX string remove_propagated_clock object_list list object_list	Syntax remove_propagated_clock object_list
ARGUMENTS  object_list Lists clocks, ports, or pins.	where object_list is a collection of clocks, pins, or ports.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790589	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026020	
remove_scenario  Removes a scenario in multi scenario analysis.	remove_scenario  Removes scenario(s) that were created using the create_scenario Tcl command. A scenario is a set of external and process conditions under which the design needs to be analyzed.	
SYNTAX remove_scenario scenario list	Syntax remove_scenario { scenario_name [scenario_name] }	
ARGUMENTS  scenario list A list of unique strings used to identify each scenario.	where scenario_name is the name of the scenario you want to remove.	

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790603	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026024	
remove_user_attribute  Removes a user attribute from an object.	remove_user_attribute  Removes one or more user-defined attributes that were previously assigned to to be object using the set_user_attribute Tcl command.	
SYNTAX  string remove_user_attribute [-quiet] [-class class_name] object_spec attr_name stringclass_name list object_spec stringattr_name	Syntax  remove_user_attribute objects attribute_name \	
ARGUMENTS	where the arguments have the following meaning:	
-quiet Does not report any messages.	objects Objects from which to remove a user-defined attribute.	
<pre>-class class_name     If object_spec is a name, this is its class. Allowable values are design,     port, cell, pin, net, lib, lib_cell, or lib_pin.</pre>	attribute_name Name of attribute to remove.	
object_spec  Shows objects from which to remove the attribute. Each element in the list is either a collection or a pattern which combines with the class_name to find the objects.	[-class class_name] Only remove the attribute on an object if that object is of the specified class. For a list of all classes, see Aprisa Classes.	
attr_name Provides the name of the attribute.	[-quiet] Not supported yet.	

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790640	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026032	
report_attribute  Reports the attributes on one or more objects.	report_attribute  Reports attributes and their values on a specified set of objects.  The objects in the provided set may be from different classes. You can further narrow your selection in the set by specifying the class of objects on which you want to report. The report includes both user defined attributes and Aprisa built-in attributes such as wire length and capacitance of a net.	
SYNTAX  string report_attribute [-class class_name] [-nosplit] [-application] object_spec  string class_name  list object_spec	Syntax  report_attribute objects \	
ARGUMENTS	where the arguments have the following meaning:	
-class class_name  If object_spec is a name, this is its class. Allowable values are design,  port, cell, pin, net, lib, lib_cell, or lib_pin.	Objects for which to report its attributes.	
-nosplit Does not split lines if column overflows.	[-class class_name] Class name of the objects for which you want the attributes.	
-application Lists application attributes as well as user-defined attributes.  object_spec List of objects to report. Each element in the list is either a collection or a pattern which combines with the class_name to find the objects.	[-application] Report the application attributes as well as the user-defined attributes.	

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790653-54	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026034
report_clock  Reports clock-related information.	report_clock  Reports clock information, such as the clock period, its waveform, clock latency and uncertainty, on all, or the specified set of clocks.
<pre>syntax string report_cloc [-attributes] [-skew] [-groups] [-nosplit] [clock_names]</pre>	<pre>Syntax report_clock [clock_list] \</pre>
ARGUMENTS  -attributes  Shows clock attributes and provides a list of all the clocks in the current design. The information for each clock includes source type, signal rise and fall times, and attributes. This report is shown by default.	where the arguments have the following meaning:  clock_list  Clocks on which to report. By default, all clocks are included.
Reports clock latency (source and network latency) and uncertainty information set on the design by the set_clock_latency and set_clock_uncertainty commands, respectively.  Clock network latency information includes rise latency and fall latency. Clock source latency information includes rise latency and fall latency for early and late arrivals. Clock uncertainty information includes intraclock setup or hold uncertainty and interclock setup or hold uncertainty. This option also reports any fixed clock transition set by using the set_clock_transition command. This option only reports active clocks.	[-attributes] Include the values of the clock attributes in the report. This argument is only applicable when the -skew argument is used.  [-skew] Include the clock latency and uncertainty in the
-groups  Shows the current setting of clock groups, including the list of active clocks in the current analysis scope and grouping of exclusive clocks and asynchronous clocks set by using the set_clock_groups command.  -nosplit  Specifies not to split lines if a column overflows. Most of the design information is listed in fixed-width columns. If the information for a given field exceeds the column width, the next field begins on a new line, starting in the correct column. This option prevents line-splitting and facilitates writing software to extract information from the report output.  clock_names  Lists the clocks that must be reported. Substitute the list you want for clock_names.	report.  [-nosplit] Do not split lines if the rows do not fit on a letter-sized page. This setting results in a less readable table, but is easier to process by other tools and scripts.  [-significant_digits number] Set the precision by providing the number of digits to report after the decimal. The default value is 2.

Pl's Ex. 335	(PrimeTime 2006.12)	) at ATonTech	1790672
II S LA SOO	(1 111110 1111110 2000112	, at little picting	

# Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026037

# report\_constraint

Displays constraint-related information about a design.

# report\_constraint

Reports the status of the design with respect to the specified design constraints. This report includes details of the design constraints that are violated and where they are violated. You can specify the types of constraints for which you want a report.

For MCMM designs, by providing a prefix for the output file names, you can create reports for all scenarios at once.

## **SYNTAX**

float slack\_cutoff

float feedback\_slack\_cutoff

# **Syntax**

```
report_constraint [-all_violators] \
                  [-pins pin_list] \
                  [-verbose] \
                  [-reason] \
                  [-path_type end | slack_only] \
                  [-max_delay] \
                  [-min_delay] \
                  [-max capacitance] \
                  [-min_capacitance] \
                  [-max_transition] \
                  [-min_transition] \
                  [-max_fanout] \
                  [-min_fanout] \
                  [-max fanout count] \
                  [-delay_noise] \
                  [-min_pulse_width] \
                  [-min period] \
                  [-recovery] \
                  [-removal] \
                  [-max_skew] \
                  [-clock_gating_setup] \
                  [-clock_gating_hold] \
                  [-clock_separation] \
                  [-include_clock_net] \
                  [-remove_clock_reconvergence_pessimism \
                                                       value] \
                  [-ignore_register_feedback value] \
                  [-significant_digits number] \
                  [-nosplit] \
                  [-html] \
                  [-summary] \
                  [-noenvironment] \
                  [-no_hierarchical_pins] \
                  [-no_buffer_inverter_on_clock] \
                  [-scenario scenario] \
                  [-prefix filename_prefix]
```

## **ARGUMENTS**

#### -all\_violators

Indicates that a summary is to be displayed showing the worst violation per endpoint of each violated design rule constraint in the current design. The -verbose option provides detailed information on each constraint violation. Multiple violations for a given constraint are listed from the greatest to the least violator.

#### -verbose

Indicates that more detail is to be shown about constraint calculations.

#### -path\_type format

Specifies the format for the path report. Allowed values are <code>slack\_only</code> (the default), and <code>end</code>. This option has an effect only if the <code>-verbose</code> option is not used. If <code>slack\_only</code> is specified, the report displays only endpoint slacks. If <code>end</code> is specified, the report has a column format that shows one line for each path, with only the endpoint path total, required-time, and slack.

#### -max\_delay

Indicates that only max\_delay and setup information is to be displayed. The default constraint report displays all timing and design rule constraints.

#### -min\_delay

Indicates that only min\_delay and hold information is to be displayed. The default constraint report displays all timing and design rule constraints.

#### -max\_capacitance

Indicates that only max\_capacitance constraint information is to be displayed. -max\_capacitance is a design rule used to limit total capacitance on a net. The -max\_capacitance option displays the max\_capacitance cost (the sum of all max\_capacitance violations). To see details about the worst violator, use the -verbose option in addition to the -max\_capacitance option. To see details about all max\_capacitance violations, use the -all\_violators and -verbose options in addition to the -max\_capacitance option. The default constraint report displays all timing and design rule constraints.

#### -min\_capacitance

Indicates that only min\_capacitance constraint information is to be displayed. The -min\_capacitance option is a design rule used to limit total capacitance on a net. The default constraint report displays all timing and design rule constraints.

## -max\_transition

Indicates that only max\_transition constraint information is to be displayed. -max\_transition is a design rule used to limit transition time on a ports and pins. The default constraint report displays all timing and design rule constraints. If the library uses the cmos2 delay model, max\_edge\_rate information is shown instead.

## -min\_transition

Indicates that only min\_transition constraint information is to be displayed.

-min\_transition is a design rule used to set a minimum transition time on a ports and pins. The default constraint report displays all timing and design rule constraints. If the library uses the cmos2 delay model, max\_edge\_rate information is shown instead.

#### -max\_fanout

Indicates that only max\_fanout constraint information is to be displayed. max\_fanout is a design rule used to limit fanout\_load on a net. The default
constraint report displays all timing and design rule constraints.

## -min\_fanout

Indicates that only min\_fanout constraint information is to be displayed. -min\_fanout is a design rule used to set a minimum fanout\_load on a net. The default constraint report displays all timing and design rule constraints.

#### -min\_pulse\_width

Indicates that only min\_pulse\_width constraint information is to be displayed. —min pulse\_width is a design rule used to set a minimum pulse width high or low at a clock pin or at pins in the clock network. The default constraint report displays all timing and design rule constraints.

#### -min\_period

Indicates that only min\_period constraint information is to be displayed. - min\_period is a design rule used to set a minimum period on a clock signal. The default constraint report displays all timing and design rule constraints.

## where the arguments have the following meaning:

[-all\_violators] Report all violations of the specified rules. By default,

only a summary of violations for each rule is

provided.

[-pins pin\_list] Report only violations on the specified pins.

[-verbose] Report in detail on the violations.

[-reason] Report the reason why optimization was not able to

fix the violations.

[-max\_delay] Include violations of the maximum allowed delay and

setup constraints. By default, these violations are not

included.

[-min\_delay] Include violations of the minimum required delay and

hold constraints. By default, these violations are not

included.

[-max capacitance] Include violations of the maximum capacitance

constraints.

[-min\_capacitance] Include violations of the minimum capacitance

constraints

[-max\_transition] Include violations of the maximum transition

constraints.

[-min transition] Include violations of the minimum transition

constraints.

[-max fanout] Include violations of the maximum fanout load

constraints.

[-min\_fanout] Include violations of the minimum fanout load

constraints.

[-max fanout count] Include violations of the maximum fanout count

constraints.

[-delay\_noise] Include delay noise violations.

[-min\_pulse\_width] Include violations of minimum pulse width

constraints.

[-min\_period] Not supported yet.

[-recovery] Not supported yet.

[-removal] Not supported yet.

between the control pin transition to the inactive state, and the active edge of the synchronous clock signal. This time is from the control signal going inactive to the clock edge that latches data in. The asynchronous control signal must remain constant during this time, or an incorrect value may appear at the outputs. The default constraint report displays all timing and design rule constraints.

#### -removal

Indicates that only removal constraint information is to be displayed. - removal is a timing constraint used to describe the minimum allowable time between the clock pin inactive edge, while the asynchronous pin is active, to the inactive edge of the same asynchronous control pin. The default constraint report displays all timing and design rule constraints.

#### -max skew

### -clock\_gating\_setup

Indicates that only clock\_gating\_setup constraint information is to be displayed. -clock\_gating\_setup is a timing constraint used to set a minimum setup time between a clock and a signal controlling the gating of that clock. The default constraint report displays all timing and design rule constraints.

#### -clock gating hold

Indicates that only clock\_gating\_hold constraint information is to be displayed. -clock\_gating\_hold is a timing constraint used to set a minimum hold time between a clock and a signal controlling the gating of that clock. The default constraint report displays all timing and design rule constraints

#### -clock\_separation

Indicates that only clock\_separation constraint information is to be displayed. -clock\_separation is a timing constraint that checks the minimum separation time allowed between two clock signals. The default constraint report displays all timing and design rule constraint.

#### -connection\_class

Indicates to display only connection\_class constraint information. The connection\_class constraint is displayed only if there is a connection\_class violation.

#### -ignore register feedback feedback slack cutoff

Indicates to ignore any timing path that starts and ends at the same register and holds a value. This option applies to min delay as well as max delay reports. Only paths with slack less than the specified feedback\_slack\_cutoff are ignored. This option is applied as a filter to the paths after they are generated. Therefore, the number of paths generated may be less than the number specified with the -nworst and -max paths options.

#### -significant\_digits digits2

Specifies the number of reported digits to the right of the decimal point. Allowed values are 0-13; the default is determined by the report\_default\_significant\_digits variable, whose default value is 2. Use this option if you want to override the default.

## -nosplit

Most of the design information is listed in fixed-width columns. If the information for a given field exceeds the width of the column, the next field begins on a new line, starting in the correct column. The **-nosplit** option prevents line splitting and facilitates writing software to extract information from the report output.

[-max skew] Not supported yet.

[clock gating setup] Not supported yet.

[clock\_gating\_hold] Not supported yet.

clock\_separation] Not supported yet.

[-include\_clock\_net] Include violations on clock nets.

[-remove\_clock\_reconvergence\_pessimism value]

Only check for common path pessimism when the

slack is less than the specified value.

[-ignore\_register\_feedback value]

Ignore paths starting and ending at the same clocked element if the total path delay exceeds the specified

value

[-significant\_digits number]

Controls the precision by number of digits to use after

the decimal point.

[-nosplit] Do not split rows over more than one line if they do

not fit a letter-sized page.

[-htm1] Generate a report in HTML format. By default, an

ASCII report is generated.

[-summary] Include a timing summary.

[-noenvironment] Do not report values of environment variables.

[-no\_hierarchical\_pins]

Do not report on hierarchical pins.

[-no\_buffer\_inverter\_on\_clock]

Do not report on buffers and inverters in the clock

path.

[-scenario scenario] Report timing results and design constraint violations

for the specified scenario in a MCMM design.

-20	rotiv	+710	nama	prefix

If no scenario is set, only one report is created and is named filename\_prefix.

If a working scenario is specified with the set\_working\_scenario Tcl command, only one report is created. Its name starts with filename\_prefix, followed by a dot and the name of that scenario.

If you are in MCMM mode and have several scenarios set with the *current\_session* Tcl command, a report is generated for each of the scenarios in the session. The names of the reports start with <code>filename\_prefix</code>, followed by a dot, and the name of that scenario.

Note that the *-prefix* argument redirects the report to a file. Hence, it has precedence over the > redirection operator.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790688-89	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026058	
report_delay_calculation  Displays the actual calculation of a cell or net timing arc delay value.	report_delay_calculation  Reports the results of the delay calculation for a set of timing arcs. You specify the arcs by providing the ports or pins where the timing arcs start, the pins or ports where the arc ends, or both. You can specify the transition time of the signal at the start of the timing arc.  NOTE: Currently, not all the arguments have been fully implemented.	
<pre>SYNTAX int report_delay_calculation [-min   -max]</pre>	<pre>Syntax  report_delay_calculation [-min] \</pre>	
ARGUMENTS	where the arguments have the following meaning:	
-min  Indicates that minimum delay calculation is to be shown. The design must be in min/max mode.  -max  Indicates that maximum delay calculation is to be shown. This is the default if neither -min nor -max is specified.  -from_rise_transition value     Specifies a value to be used by the delay calculation for the from rise transition.  -from_fall_transition value     Specifies a value to be used by the delay calculation for the from fall	Report on the minimum delay calculation.  NOTE: Currently, this argument must be used with the -threshold argument because the command is not yet fully implemented.  Report on the maximum delay calculation.  NOTE: Currently, this argument must be used with the -threshold argument because the command is not yet fully implemented.	
-from from_pin -to to_pin  Specifies the start and end points of a timing arc within a design. For a cell timing arc, the pins must represent the input and output pins of a common leaf cell, which have a timing arc specified between them in the library. For a net timing arc, the pins must be a driver and a load on a common net. Port names are allowed in place of pin names for net arcs. You must use either the -from/-to combination or the -of_objects argument, but not both.	[-nosplit]  Do not split lines in the report if the columns do not fit the width of the page. Using this argument, an ASCII file is created which is harder to read, but easier to process using script languages.	

#### -of\_objects objects

Specifies a collection of timing arcs (created with the **get\_timing\_arcs** command) on which to report. Arcs in the list are reported in order of from and to pins. You must use either the **-from/-to** combination or the **-of\_objects** argument, but not both.

## -nosplit

Prevents line-splitting and facilitates writing software to extract information from the report output. Most of the design information is listed in fixed-width columns. If the information in a given field exceeds the column width, the next field begins on a new line, starting in the correct column.

#### -thresholds

Reports the characterization thresholds that are used for delay calculation.

#### -crosstalk

Reports the crosstalk information for a net arc. The arc is specified by -from\_pin and -to\_pin. It is not permitted with -of\_objects and user choosen transition time -from\_rise\_transition and -from\_fall\_transition. The crosstalk information is reported from the last update\_timing.

[-thresholds]

Report the voltage treshold levels that are used to

calculate rise and fall delays and slews.

[-from\_rise\_transition rise]

Value to use for the rise transition time of the signal

at the start of the arc. The default value is 0.0.

[-from\_fall\_transition fall]

Value to use for the fall transition time of the signal at

the start of the arc. The default value is 0.0.

[-crosstalk] Report on the impact of crosstalk on the arc delay.

NOTE: Currently, this argument is not yet

implemented.

[-from start\_timing\_arc]

Start point of the timing arcs on which to report.

[-to end\_timing\_arc] Specifies the end point of the timing arcs on which to

report.

[-of\_objects timing\_arcs]

Specifies the objects, typically cells, whose arcs on

which to report.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790703	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026067
report_disable_timing  Reports disabled timing arcs in the current design.	report_disable_timing  Reports on all disabled timing arcs in the current design. Timing arcs can be disabled because they are logically impossible, that is, they require a signal to be both true and false, or because they are not possible given the current constant signals like in a case analysis, or the user specifies to ignore a path, or it is a path that the timer breaks to resolve a circular dependency (loop breaking path).  For every arc, the report lists the reason why the arc is disabled. The reasons can be one of the following:  Case analysis (c): Arc does not apply for the current case analysis.  Conditional arc (C): Conditional arc which condition is not met.  Default conditional arc (d): Arc to be used when no other conditional arcs are active.  Loop breaking (l): Arc was disabled by the timer to break a timing loop.  False net-arc (f); Arc can logically never be active.  User-defined (u); Arc disabled by the user.  Propagation of constant values (p): Arc disabled based on propagated constant values.
SYNTAX  string report_disable_timing [-nosplit] [cells_or_ports] collection cells_or_ports	Syntax report_disable_timing [-nosplit]
ARGUMENTS  -nosplit  Prevents line splitting and facilitates writing software to extract information from the report output. If you do not use this option, most of the design information is listed in fixed-width columns. If the information for a given field exceeds the column width, the next field begins on a new line starting in the correct column.  cells_or_ports  Limits disabled arc reporting to the specified list of cells or ports. Provide the list or collection of cells or ports as an argument to the command.	where [-nosplit] prevents line splitting if the rows do not fit on a single page.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790732	Pl's Ex. 646 (AP 09.10.rel.1 Ex	ecutable) ZZATopTech 0000035-44
<pre>report_min_pulse_width Displays minimum pulse width check information about specified pins or ports.</pre>	Command: report_min_pulse_width [db:port_pin_list] Report minimum pulse width check information in current design.	
<pre>int report_min_pulse_width</pre>	option: -verbose -all_violators -significant_digits integer(3) -nosplitget_option arg<1>set_optionget_default arg<1>set_defaultlist_optionsload_optionslicensehelp	show more details not supported yet number of digits after decimal point not supported yet get option value set option value get default value set default value list current option values load current option values list required licenses display command help
-all_violators Indicates that only violating minimum pulse width checks are to be reported.  -significant_digits digits Specifies the number of reported digits to the right of the decimal point. Allowed values are 0-13; the default is determined by the report_default_significant_digits variable, whose default value is 2. Use this option if you want to override the default.  -nosplit  Most of the design information is listed in fixed-width columns. If the information for a given field exceeds the width of the column, the next field begins on a new line, starting in the correct columnnosplit prevents line splitting and facilitates writing software to extract information from the report output.  -path_type format Specifies the format of the path report and how the clock path is displayed. Allowed values are: summary (the default), which generates a report with a column format that shows one line for each path and shows only the required pulse width, actual pulse width and slack; short, which displays only start and end points in the clock path; full_clock, which displays full clock paths; and full_clock_expanded, which displays full clock paths including all master clocks of a generated clock.  -input_pins Indicates that input pins are to be shown in the path report. The default isto show only output pins.  port_pin_list Specifies a list of pins or ports to report. By default, the report contains all pins and ports in the current design.	description: Report minimum pulse width design.	n check information in current

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790746-78	report_noise  Reports on the functional noise analysis. The report contains information on the size and width of noise bumps on victim nets, caused by crosstalk, and it reports on the noise slack, that is, the difference between the calculated noise bump and a bump that would cause a functional failure. The latter is derived from the noise sensitivity of the input pin driven by the victim nets.  The noise analysis considers four cases. The victim net can be either low or high and the noise bump can be positive or negative.  Syntax  report_noise [-threshold_val]] \   [-threshold_low val]\    [-threshold_high val]\    [-nets nets] \    [-victim_only] \	
report_noise Reports noise analysis information.		
<pre>int report_noise [-above] [-below] [-low] [-ligh] [-mworst_pins pin_count] [-significant_digits digits] [-slack_type slack_type] [-slack_lesser_than slack_limit] [-all_violators] [-data_pins] [-clock_pins] [-async_pins] [-verbose] [-nosplit] [object_list]</pre>		
ARGUMENTS	where the arguments have the following meaning:	
-above  Performs the reporting only above the rails. If this option is combined with -low, it reports for the noise bumps above the low rail. If it is combined with -high, it reports the noise bumps above the high rail. Otherwise, it reports the noise bumps above the high rail and above the low rail.  -below  Performs the reporting only below the rails. If this option is combined with -low, it reports for the noise bumps below the low rail. If it is combined with -high, it reports the noise bumps below the high rail. Otherwise, it reports the noise bumps below the high rail and below the low rail.  -low  Performs the reporting only for the low rail. If this option is combined with -above, it reports the noise bumps above the low rail. If it is combined with	[-threshold val]  Do not report on any positive noise peak smaller than the specified value when the victim signal is low or any negative noise peak smaller than the specified value when the victim signal is high. The default value of this threshold is 0.0 mV.  [-threshold_low val]  Do not report on any positive noise peak smaller than the specified value when the victim signal is low The default value of this threshold is 0.0 mV.	
-above, it reports the noise bumps above the low rail. If it is combined with -below, it reports the noise bumps below the low rail. Otherwise, it reports the noise bumps for both below and above the low rail.	[-threshold_high val] Do not report on any negative noise peak smaller than the specified value when the victim signal is high. The default value of this threshold is 0.0 mV.	

## -high

Performs the reporting only for the high rail. If this option is combined with -above, it reports the noise bumps above the high rail. If it is combined with -below, it reports the noise bumps below the high rail. Otherwise, it reports the noise bumps for both below and above the high rail.

#### -nworst\_pins pin\_count

Specifies the number of load pins to be reported. Any number greater than 1 is accepted: the default value is 1.

## -significant\_digits digits

Specifies the number of digits after the decimal point to be displayed for time values in the generated report. Allowed values are 0-13; the default is determined by the report\_default\_significant\_digits variable, whose default value is 2. Use this option if you want to override the default. This option controls only the number of digits displayed, not the precision used internally for analysis. For analysis, PrimeTime uses the full precision of the platform's fixed-precision, floating-point arithmetic capability.

## -slack\_type slack\_type

Specifies the type of slack to be used. Valid values are area, height, and area\_percent. A <code>slack\_type</code> of area reports slack as the voltage margin multiplied by the noise bump width. The voltage margin is defined by the noise bump height and noise immunity curves or DC noise margin. This setting is the default. A <code>slack\_type</code> of height reports noise slack as the voltage margin. A <code>slack\_type</code> of area\_percent reports noise slack as the percentage of the noise constraint area. The noise constraint area is computed by multiplying the noise height constraint by the noise bump width.

## -slack\_lesser\_than slack\_limit

Indicates that only those pins with a slack less (more negative) than  $slack\_limit$  are to be shown.

#### -all violators

Indicates that only violating pins (negative slack) are to be shown. This option cannot be used with the <code>-slack\_lesser\_tham</code> option. If this option is used with the <code>-nworst\_pins</code> option, the number of violating pins will be limited by that value.

## -data\_pins

Indicates that the reporting is done only on pins that are data pins of sequential cells. The effect is similar to preselect the data pins using all\_registers -data\_pins and pass the resulting collection to the report\_noise command.

#### -clock\_pins

Indicates that the reporting is done only on pins that are clock pins of sequential cells. The effect is similar to preselect the clock pins using all\_registers -clock\_pins and pass the resulting collection to the report\_noise command.

#### -async\_pins

Indicates that the reporting is done only on the asynchronous pins of sequential cells. The effect is similar to preselect the asynchronous pins using all\_registers -async\_pins and pass the resulting collection to the report noise command.

## -verbose

Shows more details about the calculation of total noise on each load pin, including the individual contribution of each aggressor as well as noise bumps propagated from previous stages of the design.

#### -nosplit

If the information in a given field exceeds the column width, the next field begins on a new line, starting in the correct column. The **-nosplit** option prevents line-splitting and facilitates writing software to extract information from the report output.

## object\_list

Specifies the load pins for which the noise reporting is performed. If no pin is specified, reporting is performed on the entire design.

[-nets nets]

Only report noise information for the specified nets.

[-victim\_only]

Report only victim peak value.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790759	Pl's Ex. 252 (A	AP 09.10.rel.1) at ATopTech 0026111
report_port		l information of boundary ports such as maximum capacitance,
Displays port information within the design.	minimum capacitance, and reports timing information such as maximum transition time and load information for these ports.	
SYNTAX	Syntax	
<pre>string report_port [-verbose] [-design_rule] [-drive] [-input_delay] [-output_delay] [-wire_load] [-nosplit] [port_names]</pre>	report_port [port_ [-design -nosp]	gn_rule] \
list port_names		
ARGUMENTS	where the arguments have the	he following meaning:
-verbose  Indicates that the port report includes all port information. By default, only a summary section is displayed that lists all ports and their direction.	[port_list]	List of ports for which to report on. By default, a report is generated for all ports.
<pre>-design_rule    Reports only port design rule information, including maxCap, manLoad, and    maxFanoutdrive</pre>	[-design_rule]	Report maximum capacitance, maximum load, and maximum fanout.
Reports only drive resistance, input transition time, and driving cell information for only input and inout ports.	[-nosplit]	Do not split rows if they do not fit the width of a page.
-input_delay Reports only the port input delay information you set.		
Reports only the port output delay information you set.		
-wire_load  Reports only the port wire load information.		
-nosplit  Prevents line splitting if column overflows. Most design information is listed in fixed-width columns. If the information for a given field exceeds the column width, the next field begins on a new line, starting in the correct column. This option prevents line-splitting and facilitates writing software to extract information from the report output.		
<pre>port_names     Displays information on these ports in the current design. Each element in     this list is either a collection of ports or a pattern matching the port     names.</pre>		

## Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026129

# report\_timing

Reports timing paths.

## report\_timing

Reports timing information on a selected set of paths. You can select timing paths by providing a start or end pin, providing a port or a pin along the timing path, selecting the worst timing paths, or providing the path type.

If the *ta* parameter *si\_enable\_analysis* is enabled, this command also reports crosstalk delta delay information.

If the *ta* parameter *timing\_aocvm\_enable\_analysis* is enabled, the analysis takes into account advanced on-chip variations.

Delta delay is only reported on input pins. Add the -input\_pins argument to see the delta delay values.

For MCMM designs, by providing a prefix for the output file names, you can create reports for all scenarios at once.

## SYNTAX

```
string report timing
[-from from_list
     -rise from rise from list
     -fall from fall from list1
[-to to list
     -rise_to rise_to_list
     -fall_to fall_to_list]
[-exclude exclude_list
     -rise_exclude rise_exclude_list
     -fall_exclude fall_exclude_list]
[-through through list]
[-rise_through rise_through_list]
[-fall_through fall_through_list]
[-delay_type delay_type]
[-nworst paths_per_endpoint]
[-max paths count]
[-path_type format]
[-true]
[-true_threshold path_delay]
[-justify]
[-false]
[-input_pins]
[-unique_pins]
[-start end pair]
[-nets]
[-slack_greater_than slack_limit]
[-slack_lesser_than slack_limit]
[-ignore_register_feedback feedback_slack_cutoff]
[-report_ignored_register_feedback]
```

# **Syntax**

```
report_timing [-from pins-and-ports] \
              [-rise from pins-and-ports] \
              [-fall_from pins-and-ports] \
              [-to pins-and-ports] \
              [-rise_to pins-and-ports] \
              [-fall_to pins-and-ports] \
              [-through pins-and-ports] \
              [-rise_through pins-and-ports] \
              [-fall_through pins-and-ports] \
              [-delay_type max | min | min_max | max rise | \
                      max_fall | min_rise | min_fall] \
              [-nworst number] \
              [-max_paths number] \
              [-path_type short | full | full_clock | \
                  full_clock_expanded | slack_only | end | \
                  summarv1 \
              [-reason] \
              [-true] \
              [-true_threshold threshold] \
              [-justify] \
              [-false] \
              [-input_pins] \
              [-unique_pins] \
              [-start_end_pair] \
              [-arrival time count count] \
```

```
[-group group_name]
                                                                    [-nets] \
[-significant_digits digits]
                                                                    [-slack_greater_than threshold] \
[-nosplit]
                                                                    [-slack lesser than threshold] \
[-transition time]
[-capacitance]
                                                                    [-ignore_register_feedback value] \
[-crosstalk_delta]
                                                                    [-report ignored register feedback] \
[-trace_latch_borrow]
[-derate]
                                                                    [-group { name [name]... }] \
[-dont_merge_duplicates]
                                                                    [-significant digits digits] \
[-pre_commands pre_command_string]
[-post_commands post_command_string]
                                                                    [-nosplit] \
[-exceptions]
                                                                    [-transition time] \
[-aocvm]
[-recalculate]
                                                                    [-coordinate] \
[collection1]
                                                                    [-capacitance] \
list
      from list
                                                                    [-crosstalk delta] \
list
      rise_from_list
                                                                    [-trace latch borrow] \
list
      fall from list
list
                                                                    [-derate] \
     to list
list rise_to_list
                                                                    [-html] \
list fall to list
                                                                    [-noenvironment] \
list
     exclude list
list
     rise_exclude_list
                                                                    [-scenario] \
list
     fall exclude list
                                                                    [-internal path] \
list through_list
list
     rise through list
                                                                    [-no hierarchical pins] \
list
     fall_through_list
                                                                    [-no buffer inverter on clock] \
stringdelay type
int paths_per_endpoint
                                                                    [-summary] \
int paths_per_startpoint
                                                                    [-brief summary] \
int count
stringformat
                                                                    [-histogram] \
float path_delay
                                                                    [-unconstrained path]\
list group_name
int digits
                                                                    [-prefix filename_prefix] \
string pre_command_string
                                                                    [-aocvm]
string post_command_string
collection collection1
```

#### **ARGUMENTS**

#### -from from list

Specifies that only paths from the named pins, ports, nets, cell instances or startpoints clocked by named clocks are to be reported. If from\_list is not specified, the default behavior reports the longest path to an output port if the design has no timing constraints. Otherwise, the default behavior is to report the path with the worst slack within each path group if the design has timing constraints.

### -rise\_from rise\_from\_list

Same as the **-from** option, except that the path must rise from the objects specified. If a clock object is specified, this option selects startpoints clocked by the named clock, but only the paths launched by rising edge of the clock at the clock source, taking into account any logical inversions along the clock path.

#### -fall\_from fall\_from\_list

Same as the **-from** option, except that the path must fall from the objects specified. If a clock object is specified, this option selects startpoints clocked by the named clock, but only the paths launched by falling edge of the clock at the clock source, taking into account any logical inversions along the clock path.

## where the arguments have the following meaning:

[-from pins-and-ports] Select all timing paths starting at one of the pins or ports from the specified collection.

[-rise\_from pins-and-ports]

Select timing paths for a rising signal starting at one of the pins or ports from the specified collection.

[-fall\_from pins-and-ports]

Select timing paths for a falling signal starting at one of the pins or ports from the specified collection.

#### -to to\_list

Specifies that only paths to the named pins, ports, nets, cell instances or endpoints clocked by named clocks are to be reported. If  $to\_list$  is not specified, the default behavior reports the longest path to an output port if the design has no timing constraints. Otherwise, the default behavior is to report the path with the worst slack within each path group if the design has timing constraints.

#### -rise\_to rise\_to\_list

Same as the -to option, but applies only to paths rising at the endpoint. If a clock object is specified, this option selects endpoints clocked by the named clock, but only the paths captured by rising edge of the clock at clock source, taking into account any logical inversions along the clock path.

#### -fall\_to fall\_to\_list

Same as the **-to** option, but applies only to paths falling at the endpoint. If a clock object is specified, this option selects endpoints clocked by the named clock, but only the paths launched by falling edge of the clock at the clock source, taking into account any logical inversions along the clock path.

#### -exclude exclude\_list

Specifies that only paths not including the named pins, ports, nets, cell instances in the data paths are to be reported. Reporting will exclude all data paths from/through/to the named pins, ports, nets and cell instances. If a cell instance is specified, all pins of the cell are excluded. -exclude has higher precedence than -from/-through/-to. -exclude does not work with -true option. -exclude is exclusive with -rise\_exclude or -fall\_exclude. - exclude does not apply to borrowing path from -trace\_latch\_borrow option or clock path from -path full\_clock/full\_clock\_expanded options.

#### -rise\_exclude rise\_exclude\_list

Same as the **-exclude** option, but applies only to paths rising at the named pins, ports, nets, cell instances.

#### -fall exclude fall exclude list

Same as the **-exclude** option, but applies only to paths falling at the named pins, ports, nets, cell instances.

### -through through\_list

Specifies that only paths through the named pins, ports, cell instances or nets are to be reported. If through\_list is not specified, the default behavior reports the longest path to an output port if the design has no timing constraints. Otherwise, the default behavior reports the path with the worst slack within each path group if the design has timing constraints. If you specify -through only once, PrimeTime reports only the paths that travel through one or more of the objects in the list. You can specify -through more than once in one command invocation. For a discussion of the use of multiple -through, rise\_through, and fall\_through options, see the DESCRIPTION section.

#### -rise\_through through\_list

This option is similar to the **-through** option, but applies only to paths with a rising transition at the specified objects. You can specify **-rise\_through** more than once in a single command invocation. For a discussion of multiple **-through**, **-rise\_through**, and **-fall\_through** options, see the DESCRIPTION section.

#### -fall\_through through\_list

This option is similar to the **-through** option, but applies only to paths with a falling transition at the specified objects. You can specify **-fall\_through** more than once in a single command invocation. For a discussion of multiple **-through**, rise\_through, and fall\_through options, see the DESCRIPTION section.

## -delay\_type delay\_type

Specifies the type of path delay to be reported. Valid values are **max** (the default), **min**, **min**, **max**, **max**, **rise**, **max fall**, **min**\_**rise**, or **min fall**. The "rise" or "fall" in the *delay\_type* refers to a rising or falling transition at the path endpoint.

#### -nworst paths\_per\_endpoint

Specifies the number of paths to be reported per endpoint per path group. Allowed values are 1 to 2000000; the default is 1.

[-to pins-and-ports]

Select all timing paths ending at one of the pins or ports from the specified collection.

[-rise\_to pins-and-ports]

Select timing paths for a rising signal ending at one of the pins or ports from the specified collection.

[-fall\_to pins-and-ports]

Select timing paths for a falling signal ending at one of the pins or ports from the specified collection.

[-through pins-and-ports]

Select all timing paths passing through one of the pins or ports from the specified collection.

[-rise\_through pins-and-ports]

Select all timing paths with a rising signal passing through one of the pins or ports from the specified collection.

[-fall\_through pins-and-ports]

Select all timing paths with a falling signal passing through one of the pins or ports from the specified collection.

max	Paths with a maximum delay
min min_max	Paths with a minimum delay Paths with a minimum or maximum delay
max_rise	Paths with a maximum delay for a rising signal
max_fall	Paths with a maximum delay for a falling signal
min_rise	Paths with a minimum delay for a rising signal
min_fall	Paths with a minimum delay for a falling signal

#### -max paths count

Specifies the number of paths to be reported per path group. Allowed values are 1 to 2000000; the default value is equal to the -nworst setting.

#### -path\_type format

Specifies the format of the path report and how the timing path is displayed. Allowed values are short, which displays only start and end points "in the timing path"; full (the default), which displays the full path; full\_clock, which displays full clock paths in addition to the full timing path; end, which generates a report with a column format that shows one line for each path and shows only the endpoint path total, required-time, slack and CRP (clock reconvergence pessimism value) when the variable timing\_remove\_clock\_reconvergence\_pessimism is set to TRUE; and summary, which displays only the path without the accompanying required-time and slack calculation; full\_clock\_expanded, which displays full clock paths between a primary clock and a related generated clock in addition to the full\_clock timing path.

#### -true

Indicates that the longest (least-slack) true paths in the design are to be reported. This option can require long runtimes for certain designs that have many false paths. The variables true\_delay\_prove\_true\_backtrack\_limit and true\_delay\_prove\_false\_backtrack\_limit are used to limit the amount of backtracking during the operation of report\_timing -true. The command set\_case\_analysis is used to specify a partial input vector to be considered for -true analysis. The -true option cannot be combined with -max\_paths(1), -nworst(1), -delay\_type (path type other than max) , -unique, -rise/fall\_trough and -rise/fall\_from options.

#### -true\_threshold path\_delay

Used with the -true option. Specifies a threshold path delay value, in library time units, used by the -true option to speed up the searching. If this option is specified, report\_timing -true returns the first path it finds greater than or equal to path\_delay rather than continuing to search for a longer one.

#### -justify

Indicates to find and report an input vector that sensitizes the reported paths, or to report the path as false if no input vector is found. The set\_case\_analysis command is used to specify a partial input vector to be considered for -justify analysis.

#### -false

Indicates that only false paths are to be reported. These are the paths where no sensitizing input vector is found. The **set\_case\_analysis** command is used to specify a partial input vector to be considered for **-false** analysis.

#### -input\_pins

Indicates that input pins are to be shown in the path report. The default is to show only output pins.

#### -unique\_pins

Indicates that only paths through a unique set of pins are to be reported. This option can require longer runtimes when used in combination with the -nworst option with a large number of paths targeted for reporting.

#### -start\_end\_pair

Indicates that paths are reported for each pair of startpoint and endpoint based on connectivity. This option can lead to long runtime and lead to generating a huge number of paths depending on the design. By default this option will only search for paths which are violating. This default value can be changed by having an explicit -slack, lesser\_than option. The options that do not work with this option are -nworst, -max\_paths,-unique\_pins, -true, -false, -justify, -slack\_greater\_than,-ignore\_register\_feedback, -report\_ignored\_register\_feedback. Unlike with other options of report\_timing, this option causes the paths reported to no longer be sorted based on slack, instead, paths are arranged based on the endpoint with those sharing the same endpoint appearing next to one another. The maximum number of paths reported is limited to 2000000. In order to avoid the potential of returning duplicate paths, this option works as though the variable timing\_report\_always\_use\_valid\_start\_end\_points was set to true.

## -nets

Indicates that nets are to be shown in the path report. The default is not to show nets

[-nworst number]	Number of paths reported per end point. The default value is 1.
[-max_paths number]	Number of paths reported per path group. The default value is 1.
[-path_type short   ful	1   full_clock   full_clock_expanded   end   summary]  Controls how paths are reported. The following options are supported:
short	Only show the launch pins and the capture pins and skip all intermediate pins for the <i>-nworst</i> paths of each path group.
full	Show all pins along the <i>-nworst</i> paths of each path group from launch pin to capture pin. This is the default report.
full_clock	Report the <i>-nworst</i> paths for each path group and include the timing of the clock from the clock root to the clock of the state element that launches the signal and the clock to the state element that captures the signal.
full_clock_expanded	Same as <i>full_clock</i> , but also include the clock path from the original clock to the generated clock.
end	Only show the slack value at the capture pin of the -nworst paths of each path group.
summary 	Report the slack at the capture pin of the worst path across all path groups.
[-reason]	Report the reason why the optimizer could not optimize a particular cell or net. Possible reasons are:
D	Do-not-touch cell
d	Do-not-touch net
s	Preserved cell
s	Preserved net
F	Fixed cell
m	Multi-driven net
t	Tristate net
	Multi-mode clock net

#### -slack\_greater\_than slack\_limit

Indicates that only those paths with a slack greater (more positive) than  $slack\_limit$  are to be shown. This option is applied as a filter to the paths after they are generated. Therefore, the number of paths generated may be less than the number specified with the -nworst and -max\_paths options. This option can be combined with -slack\_lesser\_than to show only those paths inside or outside a given slack range.

#### -slack lesser than slack limit

Indicates that only those paths with a slack less (more negative) than slack\_limit are to be shown. This option can be combined with - slack\_greater\_than to select only those paths inside or outside a given slack range.

#### -ignore register feedback feedback slack cutoff

Indicates that non-inverting timing loops should be ignored if they start and end at the same register pin that holds a value. To be ignored, the data-to-output arc and the output-to-data path must either both be inverting or both be non-inverting. This option applies to min delay as well as max delay reports. Paths are ignored only if they have a slack less than the specified feedback\_slack\_cutoff. This option is applied as a filter to the paths after they are generated. Therefore, the number of paths generated may be less than the number specified with the -nworst and -max paths options.

#### -report\_ignored\_register\_feedback

Indicates that paths are to be reported if they are ignored when the - ignore\_register\_feedback option is specified.

#### -group group\_name

Specifies the path groups from which timing paths are selected for reporting based on other specified options for reports.

#### -transition time

Indicates that transition time (slew) is to be shown in the path report. The default is not to show transition time. For each driver pin or load pin the transition time is displayed in a column preceding incremental path delay.

#### -capacitance

Indicates that total (lump) capacitance is to be shown in the path report. The default is not to show capacitance. For each driver pin the total capacitance driven by the driver is displayed in a column preceding both incremental path delay and transition time (with -transition\_time). When -nets is specified, the capacitance is printed on the lines with nets instead of the lines with driver pins.

#### -crosstalk\_delta

Indicates that annotated delta delay and delta transition time is reported. The deltas are computed during crosstalk signal integrity analysis, or they can be annotated manually using set\_annotated\_delay -delta\_only and set\_annotated\_transition -delta\_only. Note that the -crosstalk\_delta only reports the calculated or annotated deltas, it does not initiate crosstalk analysis. Only deltas on input pins are shown. Delta transition time is shown only with -transition\_time. The -crosstalk\_delta automatically sets - input pins.

#### -derate

Indicates that derate factors are to be shown in the timing report. The default is to show no derate factors. Specifying this option automatically sets both -input\_pins and -path\_type full\_clock\_expanded. For each output pin of a cell in the report that cells derate factor used is displayed in a column preceding the incremental path delay. For each input pin of a cell in the report its preceding nets derate factors is displayed in a column preceding the incremental path delay. In addition a summary report will follow the timing report indicating what portion of the slack is a result of the application of derate factors.

#### -significant\_digits digits

Specifies the number of digits after the decimal point to be displayed for time values in the generated report. Allowed values are 0-13; the default is determined by the report\_default\_significant\_digits variable, whose default value is 2. Use this option if you want to override the default. This option controls only the number of digits displayed, not the precision used internally for analysis. For analysis, PrimeTime uses the full precision of the platform's fixed-precision, floating-point arithmetic capability.

[-true] Not supported yet.

[-true\_threshold threshold]

Not supported yet.

[-justify] Not supported yet.

[-false] Not supported yet.

[-input\_pins] Show input pins.

[-unique\_pins] Not supported yet.

[-start\_end\_pair] Not supported yet.

[-arrival time count count]

Report the average arrival time counts found on a pin. It is calculated by dividing the sum of all arrival time counts across all pins by the total number of pins. This number gives a good indication of the complexity of the design with respect to timing. The run time, typically, is proportional to the design size and proportional to this average arrival time count.

[-nets] Show the net names in the path report. By default,

only pins are shown.

[-slack\_greater\_than threshold]

Only report path whose slack is greater than the specified threshold. The default value is -1e+20.

[-slack lesser than threshold]

Only report path whose slack is smaller than the specified threshold. The default value is 1e+20.

[-ignore\_register\_feedback value]

Not supported yet.

#### -nosplit

Most of the design information is listed in fixed-width columns. If the information in a given field exceeds the column width, the next field begins on a new line, starting in the correct column. The **-nosplit** option prevents line-splitting and facilitates writing software to extract information from the report output.

#### -trace\_latch\_borrow

This option controls the type of report generated for a path that starts at a transparent latch. If the path startpoint borrows from the previous stage, using this option causes the report to show the entire set of borrowing paths that lead up to the borrowing latch, starting with a nonborrowing path or a noninverting sequential loop. By default, the report shows only the last path in the sequence of borrowing stages. Each stage is reported separately, showing the time borrowed and lent and the endpoints of the stage. The cumulative amount of borrowed time along a sequence of stages is not included in the report. The options -input pins, -nets, -transition\_times, - capacitance, and -significant\_digits apply to every stage in the sequence of borrowing paths, but the remaining options (for example, -from and -true) apply only to the last stage reported.

#### -dont\_merge\_duplicates

This option is available only if the user invokes PrimeTime with the -multi\_scenario option. It turns OFF a main capability in merged reporting that is ON by default. The option affects the manner in which paths from multiple scenarios are merged. By default, when the same path is reported from more than one scenario, PrimeTime reports only the single most critical instance of that path in the merged report and shows its associated scenario. By using this option, PrimeTime will not merge duplicate instances of the same path into a single instance, but instead shows all critical instances of the path from all scenarios. Since the number of paths reported is limited by the -nworst, -max\_paths and other options of this command, the resulting merged report, when this option is used, may not be evenly spread out across the design, but instead may be focussed on the portion of the design that is critical in each scenario.

#### -pre\_commands pre\_command\_string

This option is available only if the user invokes PrimeTime with the -multi\_scenario option. This option allows users to specify a string of commands to be executed in the slave context before the execution of the merged\_reporting command. Commands must be grouped using the ";" character. The maximum size of a command is 1000 chars.

#### -post\_commands post\_command\_string

This option is available only if the user invokes PrimeTime with the -multi\_scenario option. This option allows users to specify a string of commands to be executed in the slave context after the execution of the merged\_reporting commands. Commands are grouped using the ";" character. The maximum size of a command is 1000 chars.

#### -exceptions

Prints user-entered timing exceptions, namely false paths, multi-cyle paths, and min/max delays, that are satisfied per timing path being reported. The exceptions options requires one and only one of the following three values: dominant, overridden, and all. Please note that the additional analysis required per path with - exceptions is non-trivial. Therefore, a report\_timing with -exceptions is expected to execute slower than the exact same command without the -exceptions option. -exceptions does not work with -path type short/end/summary option.

#### -aocvm

This option indicates that the timing paths are to be adjusted using AOCVM information. The order in which the paths are printed matches the order in which the paths would have been printed had this option not been specified. This option automatically sets -derate and -path\_type full\_clock\_expanded. AOCVM derate factors are shown in the Derate column of the timing report.

## -recalculate

Indicates that path recalculation should be applied during the search. The worst recalculated paths meeting the path requirements are returned. This option can result in long runtimes due to the path searching required. This option does not work with -aocwm, -justify, -true, -slack\_greater\_than and other multi scenario options, including -pre\_commands, -post\_commands, -dont\_merge\_duplicates and -attributes.

#### collection1

Specifies the collection of timing paths to report. This option is mutually exclusive of options which control the selection of paths to report and is only compatible with options which control the formatting of the report.

[-report\_ignored\_register\_feedback]

Not supported yet.

[-group { name [name]... } ]

Report on the specified groups.

[-significant\_digits digits]

Display the numbers with the specified number of

digits after the decimal point.

[-nosplit] Do not split lines if they do not fit the width of a page.

[-transition\_time] Report transition time.

[-coordinate] Include the location for reported pins and cells.

[-capacitance] Report total capacitance.

[-crosstalk\_delta] Not supported yet.

[-trace latch borrow] Not supported yet.

[-derate] Not supported yet.

[-html] Report in HTML format.

[-noenvironment] Do not report environment variables.

[-scenario scenario] Name of work scenario for which to report timing

information.

[-internal\_path] Do no report on timing paths that start or end at I/O

ports.

[-no hierarchical pins]

Do not report hierarchical pins.

[-no\_buffer\_inverter\_on\_clock]

Do not report buffer and inverter on clock paths.

[-summary] Include timing summary information.

[-brief\_summary] Include a brief timing summary information. [-histogram] Include an end pin slack histogram. Report unconstrained paths if no constrained path is [-unconstrained path] available. [-prefix filename\_prefix] If no scenario is set, only one report is created and is named filename\_prefix. If you have a working scenario specified with the set\_working\_scenario Tcl command, only one report is created. Its name starts with filename\_prefix, followed by a dot and the name of that scenario. If you are in MCMM mode, and have several scenarios set with the current\_session Tcl command, a report is generated for each of the scenarios in the session. The names of the reports start with filename\_prefix, followed by a dot, and the name of that scenario. Note that the *-prefix* argument redirects the report to a file. Hence, it has precedence over the > redirection operator. [-aocvm] For the reported timing paths, list the derating factors applied to the various gate and net delays due to advanced on-chip variation (OCV) modeling. Advanced OCV models are specified using the read\_aocvm and the set\_timing\_derate -aocvm guardband Tcl commands.

Pl'	s Ex. 335 (PrimeTime 2006.12) at ATopTech 1790863-65	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026144	
rese	t_path	reset_path	
Reset	s specified paths to single-cycle behavior.	Removes path exceptions that have been set using the set_false_path and set_multicycle_path Tcl commands.	
SYNT	AX	Syntax	
Boolea	an reset_path		
[-seti	up] [-hold]	reset_path [-setup] \	
[-rise	e] [-fall]	[-hold] \ [-rise] \	
[-from	n from_list	[-fise] \ [-fall] \	
-	-rise_from rise_from_list	[-from pin-and-ports] \	
-	-fall_from fall_from_list]	[-rise_from pin-and-ports] \	
	ough through_list]*	[-fall_from pin-and-ports] \	
	e_through rise_through_list]*	[-to pin-and-ports] \	
	l_through fall_through_list]*	[-rise_to pin-and-ports] \	
(E)	to_list	[-fall_to pin-and-ports] \	
1	-rise_to rise_to_list	[-through pin-and-ports] \	
-	-fall_to fall_to_list]	<pre>[-rise_through pin-and-ports] \ [-fall_through pin-and-ports]</pre>	
1:0+	from list	[-lall_chrough pin-and-ports]	
3.	<pre>from_list rise_from_list</pre>		
	fall_from_list		
	through_list		
	rise_through_list		
	fall_through_list		
	to_list		
	rise_to_list		
5.105.000	fall_to_list		
ARGUI	MENTS	where the arguments have the following meaning:	
-setup			
	Indicates that only setup (maximum delay) evaluation is to be reset to its default, single-cycle behavior. If neither <b>-setup</b> nor <b>-hold</b> is specified, both setup and hold checking are reset to single-cycle.	[-setup] Only remove path exceptions that were defined for setup checks.	
-hold	Indicates that only hold (minimum delay) evaluation is to be reset to its default, single-cycle behavior. If neither -setup nor -hold is specified,	[-hold] Only remove path exceptions that were defined for hold checks.	
	both setup and hold checking are reset to single-cycle.	[-rise] Only remove path exceptions that were defined for	
-rise		rising signals.	
	Indicates that only rising path delays are to be reset to single-cycle behavior. If neither -rise nor -fall is specified, both rising and falling	noing oignais.	
	delays are reset to single-cycle.		
		80	

#### -fall

Indicates that only falling path delays are to be reset to single-cycle behavior. If neither **-rise** nor **-fall** is specified, both rising and falling delays are reset to single-cycle.

#### -from from\_list

Specifies a list of timing path startpoint objects. A valid timing startpoint is a clock, a primary input or inout port, a sequential cell, a clock pin of a sequential cell, a data pin of a level-sensitive latch, or a pin that has input delay specified. If a clock is specified, all registers and primary inputs related to that clock are used as path startpoints. If you specify a cell, one path startpoint on that cell is affected. You can use only one of -from, -rise\_from, and -fall\_from.

#### -rise\_from rise\_from\_list

Same as the **-from** option, except that the path must rise from the objects specified. If a clock object is specified, this option selects startpoints clocked by the named clock, but only the paths launched by rising edge of the clock at the clock source, taking into account any logical inversions along the clock path. You can use only one of **-from**, **-rise\_from**, and **-fall\_from**.

#### -fall\_from fall\_from\_list

Same as the **-from** option, except that the path must fall from the objects specified. If a clock object is specified, this option selects startpoints clocked by the named clock, but only the paths launched by falling edge of the clock at the clock source, taking into account any logical inversions along the clock path. You can use only one of **-from**, **-rise\_from**, and **-fall\_from**.

#### -through through\_list

Specifies a list of pins, ports, and nets through which the paths must pass that are to be reset. Nets are interpreted to imply the leaf-level driver pins. If you omit -through, all timing paths specified using the -from and to options are affected. You can specify -through more than once in one command invocation. For a discussion of the use of multiple -through options, see the DESCRIPTION section.

#### -rise\_through rise\_through\_list

This option is similar to the **-through** option, but applies only to paths with a rising transition at the through points. You can specify **-rise\_through** more than once in one command invocation. For a discussion of the use of multiple **-through** options, see the DESCRIPTION section.

#### -fall\_through fall\_through\_list

This option is similar to the -through option, but applies only to paths with a rising transition at the through points. You can specify -fall\_through more than once in one command invocation. For a discussion of the use of multiple -through options, see the DESCRIPTION section.

### -to to\_list

Specifies a list of timing path endpoint objects. A valid timing endpoint is a clock, a primary output or inout port, a sequential cell, a data pin of a sequential cell, or a pin that has output delay specified. If a clock is specified, all registers and primary outputs related to that clock are used as path endpoints. If a cell is specified, one path endpoint on that cell is affected. You can use only one of **-to**, **-rise\_to**, and **-fall\_to**.

#### -rise\_to rise\_to\_list

Same as the **-to** option, but applies only to paths rising at the endpoint. If a clock object is specified, this option selects endpoints clocked by the named clock, but only the paths captured by rising edge of the clock at clock source, taking into account any logical inversions along the clock path. You can use only one of **-to**, **-rise\_to**, and **-fall\_to**.

#### -fall\_to fall\_to\_list

Same as the **-to** option, but applies only to paths falling at the endpoint. If a clock object is specified, this option selects endpoints clocked by the named clock, but only the paths launched by falling edge of the clock at the clock source, taking into account any logical inversions along the clock path. You can use only one of **-to**, **-rise\_to**, and **-fall\_to**.

[-fall]

Only remove path exceptions that were defined for falling signals.

[-from pin-and-ports]

Only remove path exceptions on paths that originate at one of the specified pins or ports.

[-rise\_from pin-and-ports]

Only remove path exceptions on paths that originate with a rising signal at one of the specified pins or ports.

[-fall\_from pin-and-ports]

Only remove path exceptions on paths that originate with a falling signal at one of the specified pins or ports.

[-to pin-and-ports]

Only remove path exceptions on paths that end at one of the specified pins or ports.

[-rise to pin-and-ports]

Only remove path exceptions on paths that end with a rising signal at one of the specified pins or ports.

[-fall\_to pin-and-ports]

Only remove path exceptions on paths that end with a falling signal at one of the specified pins or ports

[-through pin-and-ports]

Only remove path exceptions on paths that pass through one of the specified pins or ports.

[-rise\_through pin-and-ports]

Only remove path exceptions on paths that pass through one of the specified pins or ports with a rising signal.

[-fall\_through pin-and-ports]

Only remove path exceptions on paths that pass through one of the specified pins or ports with a falling signal.

81

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790887-89	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026201
set_annotated_delay  Sets the net or cell delay value between two pins.	Specifies a delay between two pins. This delay can be a cell delay from an input pin of a cell to an output pin of the same cell, or a net delay from an output pin of a cell to an input pin of another cell.  This delay replaces or is added to the delay calculated by the timing analyzer.  The delay may only be valid for either a min-timing or max-timing analysis and may be only valid for rising or falling edges of a signal.  Annotated delays typically are read in from an SDF file generated by a third-party timing analysis tool.
SYNTAX	Syntax
<pre>string set_annotated_delay -cell   -net [-rise] [-fall] [-min] [-max] [-load_delay load_delay_type] [-from from_pins] [-to to_pins] [-cond sdf_expression] [-increment] [-delta_only] [-worst] -variation variation_object delay_value</pre>	<pre>set_annotated_delay delay \     -from collection \     -to collection \     [-net] \     [-cell] \     [-fall] \     [-min] \     [-max] \     [-cond string] \     [-load_delay string] \     [-increment] \     [-delta_only] \     [-worst]</pre>
stringload_delay_type list from_pins list to_pins stringsdf_expression float delay_value	

### **ARGUMENTS**

-cell

Specifies that the delay annotated is a cell delay. The **-cell** and **-net** arguments are mutually exclusive; you must specify one, but not both.

-net

Specifies that the delay annotated is a net delay. The **-net** and **-cell** arguments are mutually exclusive; you must specify one, but not both.

-rise

Indicates that the delay is for the data rise transition. If you do not specify either -rise or -fall, both values are set.

-fall

Indicates that the timing check is for the data fall transition. If you do not specify either **-rise** or **-fall**, both values are set.

--min

Use this option only if the design is in min\_max mode (min and max operating conditions). Specifies the minimum delay for both data rise and data fall transitions.

-load\_delay load\_delay\_type

Specifies whether load delay is to be included as part of annotated net delays or as part of annotated cell delays. Allowed values are **net** or **cell**. Load delay is the portion of cell delay resulting from the capacitive load of the net the cell is driving. All timing arcs of the same net and of the same cell, must be annotated with the same load\_delay\_type.

-from from list

Specifies a list of leaf cell pins and top level ports that are the startpoints of the timing arcs for which delays are annotated.

-to to\_list

Specifies a list of leaf cell pins and/or top level ports that are the endpoints of the timing arcs for which delays are annotated.

-cond sdf\_expression

Use this option only if the library has a condition attached to the specified delay timing arc; otherwise, an error message is generated. Specifies the condition for which the annotated delay is valid. The syntax of the condition must match the condition specified in the library using the construct sdf\_cond. The syntax is the same one used in the Standard Delay Format (SDF).

-increment

Specifies that the delay is to be incremented to the current delay of the specified timing arc.

## where the arguments have the following meaning:

delay Delay in pico seconds.

-from startpins Set delay only on arcs that start from a pin in the set.

-to endpins Set delay only on arcs that end in a pin in the set.

[-net] Delay only models the net delay.

[-cell] Delay only models the gate delay.

[-rise] Only use this delay for a rising signal at the input pin.

[-fall] Only use this delay for a falling signal at the input pin.

[-min] Only use this delay for min-timing, that is, hold

analysis.

[-max] Only use this delay for max-timing, that is, setup

analysis.

[-increment] Add this delay to whatever the timing analyzer

calculates based on cell timing models and net

parasitics.

[-delta\_only] Indicates that this is a delta delay, i.e. a change in

delay, that can be positive or negative.

## -delta\_only

Specifies that the annotated delay is to be added to the net delay value calculated by PrimeTime. You cannot use this option with -cell.

#### -worst

This option is not yet implemented, so it is ignored.

### delay\_value

Specifies the delay value between pins on the same cell, in units consistent with the technology library used during optimization. For example, if the technology library specifies delay values in nanoseconds, <code>delay\_value</code> must be expressed in nanoseconds.

## -variation variation\_object

Specify a variation to annotate on all arcs between the from and to pins. The variation\_object must be created using the create\_variation command.

Pl'	s Ex. 335 (PrimeTime 2006.12) at ATopTech 1790893	PI's Ex. 252 (AP (	09.10.rel.1) at ATopTech 0026204
	notated_transition  transition time to be annotated on specified pins in the current design.	set_annotated_transition  Sets a transition time on pins and ports that overrides the transition time that is otherwise calculated by the timing analyzer based on cell models, net parasitics, or wireload models.	
SYNTAX int set_a pin_list float sla list pin		Syntax set_annotated_transition	transition_time objects \ [-rise] \ [-fall] \ [-min] \ [-max] \ [-delta_only]
ARGUN	IENTS	where the arguments have the	following meaning:
-rise	Indicates that <code>slew_value</code> represents the data rise transition time.	transition_time	Time it takes for a signal to transition from high to low or vice versa.
-fall	Indicates that $slew\_value$ represents the data fall transition time.	objects	Pins and ports on which this transition is set.
	Indicates that <i>slew_value</i> represents the minimum transition time. Use this option only if the design is in min-max mode (min and max operating conditions).	[-rise]	Transition time is only valid for a rising signal.
-max	Indicates that slew_value represents the maximum transition time. Use this	[-fal1]	Transition time is only valid for a falling signal.
	option only if the design is in min-max mode (min and max operating conditions).	[-min]	Only use this transition time during a min-timing analysis, that is, during hold analysis.
-delta_	only Indicates that slew_value represents a delta transition time to be added to the transition time computed by delay calculation.	[-max]	Only use this transition time during a max-timing analysis, that is, during setup analysis.
slew_va	lue  Specifies the transition time of the specified pins or ports, in units consistent with the technology library used during optimization. For example, if the technology library specifies delay values in nanoseconds, <code>slew_value</code> must be expressed in nanoseconds. If used with the <code>-delta_only</code> option, <code>slew_value</code> can be a negative number.	[-delta_only]	Indicates that the transition time is a delta time, that is, a variation that might be positive or negative.
pin_lis	t Specifies a list of pins or ports to be annotated with the transition time slew_value.		

## Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790897 Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026218 set aocvm component set\_aocvm\_component NOTE: This command is deprecated. Use the read accvm Tcl command to read the Specifies AOCVM random or systematic component on the top-level design for use advanced on-chip variation derating information. during an AOCVM analysis. Configure the derating factors used during advanced on-chip variation analysis. You can create a derating table by invoking the set aocvm component Tcl command multiple times with different values for the depth or distance. Aprisa will do linear interpolation or extrapolation to calculate derating factors for depths or distances for which no derating factor is specified. **Syntax** SYNTAX int set\_aocvm\_component set\_aocvm\_component \ [-early | -late] [-cell\_delay] [-net\_delay] [-rise | -fall] \ [-random path\_depth | -systematic path\_distance] [-late | -early] \ [-cell\_delay | -net\_delay] \ -random | -systematic \ path\_depth depth\_or\_distance] \ float path distance derate factor] float value list object\_list where the arguments have the following meaning: **ARGUMENTS** -early Controls whether the setting holds for a rising or [-rise | fall] Indicates that the component will apply to delay arcs that are early derated. falling event. By default, the setting holds for both. -late Indicates that the component will apply to delay arcs that are late derated. [-late | early] Controls whether the setting holds for an early path (signal path for hold analysis, or clock path for setup -cell\_delay Indicates that the component will apply to cell arc delays only. analysis) or late path (signal path for setup analysis. clock path for hold analysis). -net\_delay Indicates that the component will apply to net arc delays only. [-cell\_delay | -net\_delay] -random path depth Controls whether the setting holds for cell or net Indicates that value is the random component to be used at a path depth of delays. By default, both are derated by this setting. path\_depth. The path\_depth should be an integer value greater than zero. -systematic path\_distance

Indicates that value is the systematic component to be used at a path distance

of path\_distance. The path\_distance should be a floating-point value greater

Indicates the fractional quantity of process variation for this component

be a floating-point number between 0 and 1.

with respect to nominal arc delay to be set on the design. The value should

than zero.

value

-random | -systematic

distance is interpreted as the geographical distance of the path being derated. For random variations, the

Controls whether a random or systematic variation is

being described. For systematic variation, the

86

<pre>depth_or_distance  derate_factor</pre>	being described. For systematic variation, the distance is interpreted as the geographical distance of the path being derated. For random variations, the distance is interpreted as a logical depth, that is, the number of gates in the path.  Integer number that is either a geographical distance in database units for a systematic variation or a gate-level distance (that is, number of gates on a timing path) for a random variation.  A real number, which is the delta by which the cell or net delays on a path (or both) are derated, that is,
	their delays are scaled by a factor (1 + derate_factor).

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790953	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026279	
<pre>set_dont_touch Sets the dont_touch attribute on cells, nets, designs, and library cells to prevent synthesis from replacing or modifying them during optimization.</pre>	Sets the dont_touch attribute on cells and nets. These cells or nets cannot be deleted during optimization, though they can be physically moved. If you set the dont_touch attribute on a module, then all its cells and nets inherit the attribute.	
SYNTAX  string set_dont_touch object_list [value] list object_list Booleanvalue	Syntax set_dont_touch nets_or_cells [0   1]	
ARGUMENTS  object_list     Specifies a list of cells, nets, designs, or library cells on which to place the dont_touch attribute.  value  Specifies the value with which to set the dont_touch attribute. Allowed values are true (the default) or false.	where <code>nets_or_cells</code> is a collection of nets and cells for which to set the <code>dont_touch</code> attribute.	

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1791020	Pl's Ex. 646 (AP 09.10.rel.1 Executable) ZZATopTech 0000035-44
<pre>set_min_library  Sets the library to be used for minimum delay analysis  The set_min_library command is used to relate a minimum conditions library to a maximum conditions library.</pre>	Command: set_min_library <string:max_library> standard SDC command</string:max_library>
string set_min_library [-min_version min_library] [-none] max_library  stringmin_library stringmax_library	option:  -min_version string name of min library -none dissociate min libraryget_option arg<1> get option valueset_option set option valueget_default arg<1> get default valueset_default set default valuelist_options list current option valuesload_options load current option valueslicense list required licenseshelp display command help
ARGUMENTS  -min_version min_library The library for min analysis. This library is not to be used in the link_path.  -none Dissociate max_library from its min library  max_library The library for max analysis. This library should be used in the link_path.	

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1791081-82	Pl's Ex. 646 (AP 09.10.rel.1 Executable) ZZATopTech 0000035-44	
<pre>set_si_delay_analysis</pre> Sets coupling information on nets for crosstalk analysis.	Command: set_si_delay_analysis internal development utility	
<pre>int set_si_delay_analysis [-reselect rnets] [-ignore_arrival inets] [-exclude] [-victims vnets] [-aggressors anets] [-rise] [-fall] [-min] [-max]</pre> list rnets list inets list vnets list anets	option:  -exclude exclude nets as victims or aggressors respectively  -victim collection victime nets get_option arg<1> get option value set_option set option value get_default arg<1> get default value set_default set default value list_options list current option values load_options load current option values license list required licenses help display command help	

#### **ARGUMENTS**

#### -reselect rnets

Specifies a list of nets to be reselected in each iteration, independent of reselection criteria. A net cannot be reselected if it is filtered out; if this is attempted, the XTALK-106 message comes up during the update\_timing. You cannot use this option with the -ignore\_arrival, -exclude, -victims, or -aggressors options. If it applied on a noncoupled net, it is ignored.

#### -ignore\_arrival inets

Specifies a list of nets to be analyzed as infinite window. You cannot use this option with the -reselect, -exclude, -victims, or -aggressors options.

#### -exclude

Indicates that nets specified as *vnets* or *anets*) are to be excluded from the crosstalk analysis as victim nets or aggressor nets, respectively. You cannot use this option with the **-reselect** or **-ignore\_arrival** option. When both **-victims vnets** and **-aggressors anets** are applied, all cross capacitances between **vnets** and **anets** are excluded, when **vnets** are victims and **anets** are aggressors.

#### -victims vnets

Specifies the list of nets on which **-exclude** information is applied as a victim. You cannot use this option with the **-reselect** or **-ignore\_arrival** option. If you use the **-victims** option, you must use the **-exclude** option. When used with the **-aggressors** option, **-victims** excludes the cross capacitances between the victim nets (*vnets*) and the aggressor nets (*anets*).

#### -aggressors anets

The list of nets on which -exclude option information is applied as an aggressor. You cannot use this option with the -reselect or -ignore\_arrival

option. If you use the **-aggressors** option, you must use the **-exclude** option. When used with the **-victims** option, **-aggressors** excludes the cross capacitances between the victim nets (*vnets*) and the aggressor nets (*anets*).

#### -rise

Excludes a list of nets for victim rising. If you use the  ${ ext{-}}$  rise option, you must use the  ${ ext{-}}$  exclude option.

### -fall

Excludes a list of nets for victim falling. If you use the **-fall** option, you must use the **-exclude** option.

## -min

Excludes a list of nets for min path analysis. If you use the **-min** option, you must use the **-exclude** option.

## -max

Excludes a list of nets for max path analysis. If you use the -max option, you must use the -exclude option.

## description:

This command is for AtopTech internal use only.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1791103	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026524	
set_user_attribute	set_user_attribute	
Sets a user attribute to a specified value on an object.	Sets a user-defined attribute on an object. First, you need to define the attribute, the value it can accept, and the class of objects on which it can be placed using the define_user_attribute Tcl command.	
SYNTAX	Syntax	
string set_user_attribute [-class class_name] [-quiet] object_spec attr_name value  stringclass_name list object_spec stringattr_name stringvalue	set_user_attribute objects att_name att_value [-quiet]	
ARGUMENTS	where the arguments have the following meaning:	
-class class_name  If object_spec is a name, this is its class. Allowable values are design, port, cell, pin, net, lib, lib_cell, or lib_pin.	objects  Collection of objects on which this attribute need to be set.	
-quiet Suppresses all report messages. object_spec	Name of the attribute that will be set. This attribute must have been created using the define_user_attribute Tcl command.	
Objects on which to set the attribute. Each element in the list is a collection or a pattern which is combined with the <i>class_name</i> to find the objects.	att_value Value of the attribute. This value must be of the typ defined for this attribute.	
attr_name Shows the name of the attribute.	[-quiet] Suppress error messages.	
Shows the value of the attribute.		

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1790974	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026565
sizeof_collection  Returns the number of objects in a collection.	Sizeof_collection  Return the number of objects in the specified Aprisa collection. This command has the same functionality as the standard <i>llength</i> Tcl command. However, it is much faster and uses less memory because Aprisa collections are handled by the ATopTech database manager directly.  For this reason, it is good practice to use Aprisa collections and Aprisa functions to operate on these collections.
SYNTAX	Syntax
<pre>int sizeof_collection collection1 collection collection1</pre>	sizeof_collection collection
ARGUMENTS	
Specifies the collection for which to get the number of objects. If the empty collection (empty string) is used for the <i>collection1</i> argument, the command returns 0.	where collection is a collection of objects.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1791121	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026570
<pre>sort_collection  Sorts a collection based on one or more attributes, resulting in a new, sorted collection. The sort is ascending by default.</pre>	Sort_collection  Sorts a list of objects. The sorting is done by comparing the object attributes in the order as listed in the criteria argument. By default, the objects are sorted in ascending order.
SYNTAX  collection sort_collection [-descending] collection1 criteria collection collection1 list criteria	Syntax sort_collection objects {criteria_list} \ [-descending]
ARGUMENTS  -descending  Indicates that the collection is to be sorted in reverse order. By default, the sort proceeds in ascending order.  collection1  Specifies the collection to be sorted.  criteria  Specifies a list of one or more application or user-defined attributes to use as sort keys.	where the arguments have the following meaning:  objects  List of objects to sort.  {criteria_list}  List of object attributes on which to sort. The attributes are used in the specified order.  [-descending]  Sort objects in descending order.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1791125	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026595	
<b>swap_cell</b> Swaps one or more cells with a new design or library cell.	Renames and possibly moves a cell in the netlist hierarchy without changing the layout, that is, without changing the cell, its location, or its connectivity.  This operation is mostly used during a metal-only ECO when a placed spare cell, in the logic hierarchy typically located in the top module, is used to make a logic chang in some module.	
<pre>SYNTAX int swap_cell cell_list swap_in  [-dont_preserve_constraints] [-file file_name] [-format file_format] list cell_list stringswap_in stringfile_name string file_format</pre>	Syntax  swap_cell cell \ -rename name \	
ARGUMENTS	where the arguments have the following meaning:	
Cell_list  Specifies a list of cells to be swapped out.	cell, that is, library cell instance or module instance you want to rename.	
swap_in Specifies the name of the design or library cell to be swapped in.  -dont_preserve_constraints	-rename name  New hierarchical name for the cell. If you use the hierarchy separator, this cell effectively moves in the logic hierarchy.	
-file file_name Specifies the name of a file that contains a design that is to be swapped in.  -format file_format Specifies the format for file_name. Allowed values are db (the default), Verilog, EDIF, and VHDL.		

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1791142	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026662
<pre>Update_timing Updates timing information on the current design.</pre>	Invokes the timing simulator on the design. The simulator can run in regular or incremental mode. A regular analysis ignores all current analysis information. An incremental simulation uses the results of the previous analysis and the changes made to the design since the last analysis. By default, AP knows when it can run in incremental mode and when it needs a full analysis. However, you can force a complete analysis.  For MCMM designs, the timing information is updated for all scenarios, unless you specify a scenario.
SYNTAX string update_timing [-full]	Syntax  update_timing [-full] \     [-scenario scenario_name]
ARGUMENTS  -full  Indicates that the entire timing analysis is to be performed from the beginning. The default is to perform an incremental analysis, which updates only out-of-date information and runs more quickly.	where the arguments have the following meaning:  [-full] Run a complete timing analysis. By default, an incremental timing analysis is performed.  [-scenario scenario_name]  Name of scenario for which to update the timing information. By default, the timing information is updated for all scenarios. If you specify the -scenario argument, you can only update one scenario at a time.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1791164	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026719
write_parasitics  Writes out annotated parasitics information for the current design.	write_parasitics  Writes parasitic information to a user-specified file. By default, the parasitic data is written in SPEF format.
SYNTAX  Boolean write_parasitics -format file_fmt file_name  string file_fmt string file_name	<pre>Syntax write_parasitics file \</pre>
ARGUMENTS  -format file_fmt     Specifies the format of the output parasitics file. Currently, the only allowed values are SPEF (Standard Parasitic Exchange Format) and SBPF (Synopsys Binary Parasitics Format).  file_name     Specifies the name of the output parasitics file.	where the arguments have the following meaning:  file  Name of the output file with parasitic information.  [-use_name_map]  Use a name map when generating an SPEF file. The name map is part of the SPEF standard: it reduces the file size by translating names into numeric IDs.  [-no_coupling_cap]  Do not include coupling capacitance  [-min]  Write parasitic data for the minimum PVT condition, that is, the condition that results in minimum parasitic resistance and capacitance.  [-max]  Write the parasitic data for the maximum PVT condition, that is, the condition that results in maximum parasitic resistance and capacitance.  [-flat]  Flatten the netlist, then write parasitic data.  [-format SPEF   DSPF]  Format of the file. The default value is SPEF.

## Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1791175 Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026729 write sdc write sdc Writes design constraints to a user-specified file using the standard SDC format. SDC Writes out a script in Synopsys Design Constraints (SDC) format. constraints typically contain information on the following: • Clocks—Clock definitions, clock latency, clock uncertainty, and clock transition Ports—Minimum and maximum arrival times of signals on input ports, and minimum and maximum required arrival times of signals at output ports Signals—Minimum and maximum transition times, maximum allowed output load. · Paths-Maximum and minimum allowed delay on signal paths, false paths, and multi-cycle paths. These design constraints are used by both construction tools (such as placement/ optimization, routing, and clock-tree synthesis) and analysis tools (such as timing analysis and the DRC checker). You can write all SDC constraints or select types of design constraints. SYNTAX **Syntax** int write\_sdc file\_name [-version sdc\_version] write sdc file \ [-compress compression] [-include categories list] [-nosplit] [-port\_latency] \ [-port\_latency\_only] \ stringversion [-pin latency only] \ stringfile name [-latency\_offset\_only] \ stringcompression list categories list [-balanced\_source\_latency\_only] \ [-cancel\_out] \ [-extension] \ where the arguments have the following meaning: **ARGUMENTS** file name file. Name of the output file with the SDC constraints. Specifies the name of the file to which the SDC script is to be written. [-port\_latency] Include the clock latency of each module port of the Specifies the version of SDC to write. Allowed values are 1.2, 1.3, 1.4, 1.5, current design. 1.6 and latest (the default). Only write out the clock latencies of the ports. [-port\_latency\_only] Specify that the script should be compressed. The only valid value for compression is gzip. -include include list Write specified command categories only. The only valid value for include\_list is exceptions. -nosplit The -nosplit option prevents line-splitting. This is most useful for doing diff on previous scripts, or for post-processing the script. 98

[-latency_offset_only]	Only write clock latency offsets. The latency of the clock at the various clock pins does not vary much during minor design changes. Instead of recalculating these latencies after every design change, they can be written to a file once and read during successive iterations of the design. Besides cutting down on run-time, designs typically converge faster with this approach.
[-balanced_source_later	Icy_on1y] Identify the clocks that have the longest average latency, then add source latency constraints to all other clocks so that their average clock latency matches that of the longest clock. It does so to minimize the timing slack on inter-clock paths.
[-cancel_out]	Set the clock source latency so that it cancels out the average clock network latency. First, the average clock arrival time of all clock sink pins is calculated. Then, the clock source latency is set to the negative value of that average clock network latency. This way, the average clock source latency and the network latency will cancel each other out.
[-extension]	Write all SDC constraints including SDC extensions.

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1791179-83	Pl's Ex. 252 (AP 09.10.rel.1) at ATopTech 0026733
<pre>Write_sdf Writes a Standard Delay Format (SDF) back-annotation file.</pre>	Write_sdf  Writes timing data calculated by AP's timing analyzer to a user-specified file using the Standard-Delay Format (SDF) format. This information typically includes:  Environment and technology conditions for which these results are valid  Minimum and maximum pin and path delays  Setup and hold slacks on inputs of memory elements  Timing constraints  Skew information  If SI analysis is enabled during timing analysis, the write_sdf Tcl command merges both the non-SI net-edge delay and SI-induced delta delay in the interconnect delay value written in the SDF file.  If you only want the non-SI net-edge delay in the interconnect delay value in the SDF file, you must disable SI analysis before using the update_timing and write_sdf Tcl commands.  You can control the precision with which the results are printed out, and you can filter out disabled arcs and arcs with invalid delays.
SYNTAX  string write_sdf [-version sdf_version] [-no_cell_delays] [-no_timing_checks] [-no_net_delays] [-input_port_nets] [-output_port_nets] [-output_port_nets] [-significant_digits digits] [-enabled_arcs_only] [-no_internal_pins] [-instance inst_name] [-context sdf_context] [-map sdf_map_file_list] [-annotated] [-levels level] [-no_edge]	<pre>Syntax write_sdf file \     [-significant_digits number] \     [-increment] \     [-enabled_arcs_only]</pre>

[-compress compression]
[-include include\_list]
[-exclude exclude\_list]
[-no\_negative\_delays]
[-no\_edge\_merging arc\_type\_list]
file\_name

stringsdf\_version
int digits
string inst\_name
stringfile\_name
stringsdf\_context
list sdf\_map\_file\_list
int level
stringcompression

## **ARGUMENTS**

-version sdf\_version

Selects which SDF version to use. Supported SDF versions are 1.0, 2.1, and  $3.0.\ \text{SDF}\ 2.1$  is the default.

-no\_cell\_delays

Indicates that no cell delays are be written in the SDF file. By default, all cell pin-to-pin delays are written to the SDF file. Cell delays include the load delay of the cell. Following the SDF conventions, only cell input pin to cell output pin delays are written. In case one cell output is unbuffered, delays are usually represented in libraries by a delay from an output pin to another output pin. Because this is not allowed by the SDF convention, the SDF delay for an unbuffered output is specified from cell inputs.

-no\_timing\_checks

Indicates that no cell timing checks are to be written in the SDF file. By default, all cell timing checks (for example, setup, hold, recovery, and removal) are written to the SDF file.

-no\_net\_delays

Indicates that no net delays are to be written in the SDF file. By default, all net pin-to-pin delays are written to the SDF file.

-input\_port\_nets

Indicates that the SDF file is to include delays of nets connected to input ports of the current design. By default, these delays are not written to the SDF file because the external connectivity information for ports is not available. If **-instance** is specified, then all net delays across the instance boundary leading to a pin inside the instance are included instead. The pin must be be found on any of levels 1 to level of hierarchy if **-levels** level is specified.

-output port nets

Indicates that the SDF file is to include delays of nets connected to output ports of the current design. By default, these delays are not written to the SDF file because the external connectivity information for ports is not available. If **-instance** is specified, then all net delays across the instance boundary leading from a pin inside the instance are included instead. The pin must be be found on any of levels 1 to *level* of hierarchy if **-levels** *level* is specified.

where the arguments have the following meaning:

file Name of the SDF file to write.

[-significant\_digits number]

Number of digits to include after the decimal point.

The default value is 3.

[-increment] Generates an incremental SDF file.

[-enabled\_arcs\_only] Skip disabled arcs and other arcs with invalid delays.

NOTE: The following standard arguments to the *write\_sdf* Tcl command are not yet supported:

- -no cell\_delays, -no timing\_checks, -no net\_delays,
- -input\_port\_nets, -output\_port\_nets, -no\_internal\_pins, -no\_edge,
- -annotated, -no negative delays, -levels, -instance, -context.
- -version, -compression, -map, -no\_edge\_merging

101

#### -significant\_digits digits

Specifies the number of digits to the right of the decimal point that are to be written in SDF delay triplets. Allowed values are 0-13; the default is 3.

#### -enabled\_arcs\_only

Indicates that the SDF file is to contain delays only of enabled timing arcs, and is not to include delays of currently-disabled timing arcs. By default, delays of all timing arcs in the design are written to the SDF file, whether they are disabled or enabled.

#### -no internal pins

Indicates that the SDF file is not to include delay timing arcs from or to internal pins. Timing arcs to or from internal pins are expanded into delays from and to primary input and output of the given cell.

#### -instance inst\_name

Specifies that the SDF file is to be written only for the instance named <code>inst\_name</code>. By default, all pin names are relative to the <code>inst\_name</code>. However, if boundary net delays are included (<code>-input\_port\_nets</code> or <code>-output\_port\_nets</code>) all pin names are relative to the top design. Note that in general, if <code>-input\_port\_nets</code> or <code>-output\_port\_nets</code> is specified, boundary nets are written leaf-to-leaf and do not start or end on hierarchical pins. If boundary nets are required to start or end on hierarchical pins, refer to the <code>write physical annotations</code> command.

#### -context sdf\_context

Specifies the context for writing bus names in SDF. Valid values are verilog, vhdl, or none (the default). In the verilog context, when pin names are displayed, the last two square bracket characters ("[" and "]") are not escaped. In the vhdl context, the last two parenthesis characters ("(" and ")") in a pin name are not escaped. In the default context none, all busdelimiting characters are escaped with a backslash character ("always escaped. When used with the -map option, -context also affects the way names are printed in mapped SDF files. In the verilog context, names are printed in %s[%d] format; in the vhdl context, names are printed in %s[%d) format. Note: Names are affected only if they are mapped using the bus(name\_to\_be\_changed) function in the mapping file.

#### -map sdf\_map\_file\_list

Specifies a list of mapping files the SDF writer is to use when writing out the SDF file. A mapping file contains a user-specified format for printing SDF cell delays and constraints. When writing out SDF for a cell, the SDF writer takes the user-specified mapping, if present, to print out SDF for the cell. If no user-specified mapping is present for a cell, the SDF writer writes out SDF in the normal way.

#### -annotated

Indicates that the SDF is to include only timing arcs that have been annotated with the read\_sdf, set\_annotated\_delay, or set\_annotated\_check commands.

## -levels level

Specifies the number of levels of hierarchy for which the SDF is written out. Level 1 means only the top design or <code>inst\_name</code>. Value of N means all levels of hierarchy, 1 to N. By default, all levels of hierarchy are written out. Note that boundary net delays (-input port\_nets, -output\_port\_nets) typically have some net arcs from or to pins outside the <code>inst\_name</code>. The location of such outside pins is not limited by -levels. That is, the -levels and -instance options let you choose which boundary arcs are included, but do not restrict where the arcs lead outside of <code>inst\_name</code>.

#### -no\_edge

Indicates that the generated SDF is not to include any edges (posedge or negedge) for both combinational and sequential IOPATHs.

#### file\_name

Specifies the name of the SDF file to be written.

#### -compress compression

Specifies a format to be used to compress the file. The only valid value for compression is gzip. By default, files are not compressed.

#### -include include list

Specifies a list of constructs to include in the SDF file; these replace one or more constructs from the set of default constructs. Allowed values are one or more of the following:

- SETUPHOLD, which indicates that all SETUP and HOLD constructs are to be replaced by SETUPHOLD constructs. If a pair of setup and hold arcs are found between the same pin edges, timing information for the/both arc/arcs is written in a single SETUPHOLD construct. If a single setup/hold arc is found then the arc will be written in a single SETUPHOLD construct with no timing information for the hold/setup portion. SETUPHOLD supports negative values and can be written only for versions 2.1 and 3.0.
- RECREM, which indicates that all RECOVERY and REMOVAL constructs are to be replaced by RECREM constructs. If a pair of recovery and removal arcs are found between the same pin edges, timing information for both arcs is written in a single RECREM construct. If a single recovery/removal arc is found then the arc will be written in a single RECREM construct with no timing information for the removal/recovery portion. RECREM supports negative values and can be written only for version 3.0.

#### -exclude exclude\_list

Specifies a list of timing values of construct types to be either excluded from the SDF file in order to reduce its size, or to be replaced by another construct, as in the case of condelse. Allowed values are one or more of the following:

- constant\_nets, which indicates that nets are to be omitted from the SDF file if they propagate a constant.
- constant\_delay\_arcs, which indicates that delay arcs are to be omitted from the SDF file if they propagate a constant, either from case analysis or logical inputs.
- default\_cell\_delay\_arcs, which indicates that all default cell delay arcs are to be omitted from the SDF file if conditional delay arcs are present. If there are no conditional delay arcs, the default cell delay arcs are written to the SDF file.
- wlm\_load\_delay, which indicates that net delays and cell delays calculated using WLM are to be ommitted from the SDF.
- checkpins, when library compiler finds both combinational and sequential arcs between pins, a checkpin is created so that all arcs are expanded in the db so that a single arc pinA-pinB is replaced by the combination of a positive unate arc pinA-pinAcheckpin1 with zero delay and an arc pinAcheckpin1-pinB with the same sense and values as the original arc. When this option is set the SDF is written out as if all checkpins were never created.
- no\_condelse, indicates that PrimeTime will not use the condelse statement
  to write out default iopaths. By default PrimeTime will replace default
  iopaths with the condelse construct. Specifying this option will result the
  condelse statement being replaced by a default iopath. This option should be
  used for generating simulator compatible SDF.

#### -no\_negative\_delays

Specifies that PrimeTime will generate an sdf file without negative delays. Any delay values which are negative prior to writing the sdf file will be

represented as a zero in the sdf file. This option should be used when the sdf file is intended for simulator use. Using this option leads to inaccruate delay estimation in PrimeTime, so the user should use caution with this option.

### -no\_edge\_merging

Specifies a list of arc types which are not to be compressed in the SDF file through edge merging. Allowed values are one or more of the following

Pl's Ex. 335 (PrimeTime 2006.12) at ATopTech 1791189-92	Pl's Ex. 646 (AP 09.10.rel.1 Executable) ZZATopTech 0000035-
<pre>Write_spice_deck Writes to a SPICE deck the paths or arcs generated by get_timing_paths or get_timing_arcs.</pre>	Command: write_spice <db:object_list> internal development utility</db:object_list>
<pre>int write_spice_deck [-align_aggressors] [-analysis_type type] [-c_effective_load] [-full_clock_cone] [-ground_coupling_capacitors] [-header header_file_name] [-initial_delay delay] [-logic_one_name v1name] [-logic_one_voltage v1] [-logic_zero_name v0name] [-logic_zero_voltage v0] [-margin margin_value] [-minimum_transition_time trans] [-no_clock_tree] [-output file_name] [-pre_driver] [-sub_circuit_file spice_sub_circuit_file] [-sweep_size number_of_points] [-sweep_step num] [-time_precision precision] [-transient_size tran_size]</pre>	option:  -min min condition  -max max condition get_option arg<1> get option value set_option set option value get_default arg<1> get default value set_default set default value list_options list current option values load_options load current option values license list required licenses help display command help

[-transient\_step tran\_step]

[-user\_measures user\_measure\_list]
[-sample\_size number\_of\_samples]

[-use\_probe]

paths\_arcs\_list

stringheader\_file\_name float delay stringv1name float v1 stringv0name float v0 float margin value float trans stringpaths stringfile name stringspice\_sub\_circuit\_file unsignednumber of points float num unsignedprecision float tran size float tran\_step int number of samples

## **ARGUMENTS**

## -align\_aggressors

Apply only to a **net** timing arc. Indicates that the relative switching time of the active aggressors of the net arc compute by the cross talk delay or noise bump are written out the corresponding PWL statement. It is effective if the net has a coupled RC network annotated. The victim will switch after the initial\_delay and the active aggressors will switch relative to that. Spice uses the calculation engine to get the worst case alignment, and uses simillar setup so that alignment stays valid. i.e. the filtered aggressors are not considered as effective during calculation so they are coupling capacitance is grounded.

#### -analysis\_type type

Specifies the type of cross talk/noise analysis for the spice deck generated. The possible crosstalk delay types are max\_rise, max\_fall, min\_rise and min\_fall. The possible noise types are above\_high, above\_low, below\_high and below\_low. This option has no effect on the timing path. The default value is max\_rise for a timing arc.

## -c\_effective\_load

Indicates that the effective capacitors computed by the PrimeTime during the delay calculation are connected to some driver pins in the SPICE deck. These driver pins are not driving any victim nets and aggressor nets.

## -full\_clock\_cone

Indicates that the full fan-in cone of the clock tree is to be generated. By default, if the clock is propagated, a single chain of clock tree gates is generated; otherwise, a piecewise linear waveform (PWL) is connected to the clock pin. Note that using this option could generate a very large spice deck, because write\_spice\_deck must determine all voltage levels or waveforms of every input port of these input cones. An error message is issued if -no\_clock\_tree is also set.

## description:

This command is for AtopTech internal use only

### -ground\_coupling\_capacitors

Indicates that the aggressors of the timing path or timing arc are not written. The associated coupling capacitors are grounded with the factor one.

#### -header header\_file\_name

Specifies the path to the user header file whose content is copied to the spice deck generated. User can use this file to identify the spice deck, to include the library file(s), or to copy text to spice deck for any other purposes to facilitate the spice run.

#### -initial delay delay

Specifies the initial delay, in library unit, added to all PWL statements. The default value is the longest clock period, or 1.0 library unit for asynchronous designs. Note that setting delay to zero makes generating a ramp difficult and is not recommended.

### -logic\_one\_name v1name

Specifies name of the default upper rail voltage source.

### -logic\_one\_voltage v1

Specifies the upper rail of the voltage swing of the gate input pins. This

is used in the PWL and power rail vdd generated by the command. The default value is main library voltage. This option will be effective only if the variable library\_thresholds\_use\_main\_lib is set to TRUE.

#### -logic\_zero\_name v0name

Specifies name of the default lower rail voltage source.

#### -logic\_zero\_voltage v0

Specifies the lower rail of voltage swing of the gate input pins. This is used in the PWL and the ground voltage vss generated by the command. The default value is 0 volts. This option will be effective only if the variable library\_thresholds\_use\_main\_lib is set to TRUE.

### -margin margin\_value

Specifies the value in time to be reduced from the switching time of the data pin of the lunching sequential cell of the timing path or timing arc.

#### -minimum\_transition\_time trans

Specifies the minimum transition time in nanoseconds, to be used in all generated PWL if the transition time computed by PrimeTime is smaller than trans. The default value is 0.001 ns; transition times less than 0.0001 ns are not recommended.

#### -no\_clock\_tree

Indicates no clock path is traced. A clock pulse statement is connected directly to the clock pin of a sequential gate. An error is issued if the full\_clock\_cone is set. If the delay type of the timing path is max (max\_rise or max\_fall) the pulse statement of the lunching clock is computed from the late edges of the clock arrival windows and the maximum slew of the clock pin. The pulse statement of the capturing clock is computed from the early edge of the clock arrival windows and the minimum slew. For the min (min\_rise or min\_fall) delay type, the early edges are used for the lunching clock and the late edges are used for the capturing clock.

#### -output name

If -sample\_size option is not used, this option specifies the name of the SPICE deck file to be written for the first timing path. SPICE deck files related to subsequent timing paths are also based on this name. This is required. If the -sample\_size option is used, then this option specifies the name of the directory to be created for writing the sampled spice deck files.

## -pre\_driver

The PWL voltage sources are replied by the equivelent synopsys pre-driver. The pre-driver is a smooth wavefrom which is more realastic than the ramp. Use this option only if the library is characterized by the standard synopsys pre-driver.

#### -sub\_circuit\_file spice\_sub\_circuit\_file

Specifies the path to the file that contains all the SPICE .subckt definitions of all gates in the timing paths. By default, a subcircuit call uses the pin order in the Synopsys .lib file. Use this option if the SPICE subcircuit has a different pin order from that of the .lib file.

## -sweep\_size number\_of\_points

Used in conjunction with the -align\_aggressors option. Indicates the number

of sweep point generated for each active aggressors of the net arc. The number of simulation will increase geometrically with the number of the active aggressor

## -sweep\_step num

Used in conjunction with the -align\_aggressors option and -sweep\_size. Indicates the maximum time interval between sweep points generated for each active aggressors of the net arc. The unit is in nano second. The default is 0.1ns.

#### -time precision precision

Specifies the number of precision digits for time in the PWL generated. The default value is 6. The range is from 1 to 20.

#### -transient size tran size

Specifies the total transient time used in the SPICE .tran statement. The unit is in the largest clock period. The default is 4 clock periods. If there is no clock in the design, 10ms is used.

#### -transient\_step tran\_size

Specifies the transient step size used in the SPICE .tran statement. The unit is in nano second. The default is  $0.001 \mathrm{ns}$ .

#### -use probe

Use .probe statement to output the node voltage instead of .print statement.

#### -user\_measures user\_measure\_list

Use this option to add you'r own measures instead of the ones generated by the spice deck automatically. The empty user\_measure\_list could be used as a way to remove all auto generated measure and print from spice deck.

### -sample\_size

Specifies the number of spice deck files that have to be created while performing variation-aware timing analysis. This option takes the name of the directory via -output option and creates multiple spice deck files that correspond to various samples of the variations defined.

### paths\_arcs\_list

Specifies the collection of timing paths or timing arcs that their circuits are written out.

# Pl's Ex. 235 (AP 09.10.rel.1) at ATopTech 0012934

## case\_analysis\_sequential\_propagation

Determines whether case analysis is propagated across sequential cells.

## **TYPE**

fIstringfP

## DEFAULT

never

### DESCRIPTION

Determines whether case analysis is propagated across sequential cells. Allowed values are *never* (the default) or *always*. When set to *never*, case analysis is not propagated across the sequential cells. When set to *always*, case analysis is propagated across the sequential cells.

To determine the current value of this variable, type printvar case\_analysis\_sequential\_propagation or echo \$case\_analysis\_sequential\_propagation.

## case\_analysis\_sequential\_propagation

Persistent parameter that controls whether Aprisa propagates constants specified for a case analysis across sequential cells.

## Syntax:

case\_analysis\_sequential\_propagation true | false

where the values have the following meaning:

true Propagate conditions on conditional arcs across

sequential cells.

false Do not propagate conditions on conditional arcs

across sequential cells.

The default value is true.

# Pl's Ex. 235 (AP 09.10.rel.1) at ATopTech 0012885

## collection\_result\_display\_limit

Sets the maximum number of objects that can be displayed by any command that displays a collection.

### **TYPE**

int

## **DEFAULT**

100

#### DESCRIPTION

This variable sets the maximum number of objects that can be displayed by any command that displays a collection. The default is 100.

When a command (for example, add\_to\_collection) is issued at the command prompt, its result is implicitly queried, as though query\_objects had been called. You can limit the number of objects displayed by setting this variable to an appropriate integer. A value of -1 displays all objects; a value of 0 displays the collection handle id instead of the names of any objects in the collection.

To determine the current value of this variable, use **printvar** collection\_result\_display\_limit.

# collection\_result\_display\_limit

Runtime parameter that specifies the maximum number of objects in a collection to display in the shell.

## Syntax:

collection\_result\_display\_limit integer

where integer is the number of objects in the collection to display in the shell.

The default value is 100.

## Pl's Ex. 235 (AP 09.10.rel.1) at ATopTech 0012936

## default oc per lib

Enables the use of a default operating condition per individual library.

## **TYPE**

Boolean

### **DEFAULT**

true

#### DESCRIPTION

Enables the use of a default operating condition per individual library. When the <code>default\_oc\_per\_lib</code> variable is set to <code>true</code> (the default value), each cell that does not have an explicitly-set operating condition (on the cell itself, on any of its parent cells, or on the design) is assigned the default operating condition of the library to which the cell belongs. When set to <code>false</code> all cells that do not have any explicitly-set operating condition are assigned the default operating condition of the main library (the first library in the link\_path).

The recommended flow is to explicitly set operating conditions on the design or on each hierarchical block that is powered by the same voltage (also called the voltage island). This variable is mainly for obtaining backward compatibility for the corner case of use of default conditions in releases prior to 2002.09.

To determine the current value of this variable, use printvar default\_oc\_per\_lib.

# default\_oc\_per\_lib

Persistent parameter that controls whether Aprisa uses for each library the default operating condition as set in the library as opposed to using one operating condition for all cells of all libraries.

## Syntax:

default\_oc\_per\_lib true | false

where the values have the following meaning:

true Use the default operating condition as specified in a

library for all instances from cells in that library.

false Use the same default operating condition for all

instances used in the design. The default operating condition is the operating condition from the first

library listed in the link path.

The default value is false.

# Pl's Ex. 235 (AP 09.10.rel.1) at ATopTech 0012937

## disable\_case\_analysis

Specifies whether case analysis is disabled.

## **TYPE**

Boolean

#### **DEFAULT**

false

### DESCRIPTION

When false (the default), constant propagation is performed in the design from pins either that are tied to a logic constant value, or for which a case\_analysis command is specified. For example, a typical design has several pins set to a constant logic value. By default, this constant value propagates through the logic to which it connects. When the variable disable\_case\_analysis is true, case analysis and constant propagation are not performed.

To determine the current value of this variable, use printvar disable\_case\_analysis.

# disable\_case\_analysis

Persistent parameter that controls whether the timing analyzer works in case analysis mode. In this mode, you specify specific constant values and signal transitions to selected inputs to force the circuit in a certain state.

## Syntax:

disable\_case\_analysis true | false

where the values have the following meaning:

true Ignore all case-analysis settings.

false Perform a case analysis using all case-analysis

settings.

The default value is false.

## Pl's Ex. 235 (AP 09.10.rel.1) at ATopTech 0012951

## rc degrade min slew when rd less than rnet

Enables or disables the use of slew degradation in  $\min$  analysis mode during the RC-009 condition.

### **TYPE**

Boolean

#### DEFAULT

false

#### DESCRIPTION

When false (the default), PrimeTime does not use slew degradation through RC networks in min analysis mode during the RC-009 condition. When true, PrimeTime uses slew degradation during the RC-009 condition. This variable is effective only if the rc\_adjust\_rd\_when\_less\_than\_rnet variable is true.

The "RC-009 condition" means a condition in which PrimeTime checks the library-derived drive resistance, and if it is less than the dynamic RC network impedance to ground by an amount equal to or greater than the value of the rc\_rd\_less\_than\_rnet\_threshold variable, PrimeTime adjusts the drive resistance using an empirical formula to improve accuracy, and issues the RC-009 message. In case this improved accuracy is not sufficient, PrimeTime provides extra pessimism by not using slew degradation in min analysis mode; however, superfluous min delay violations could occur as a side effect. You can keep slew degradation on in min analysis mode after you have qualified the RC-009 methodology for your accuracy requirements, by setting this variable to true.

rc\_degrade\_min\_slew\_when\_rd\_less\_than\_rnet is one of a set of four variables
relevant to the RC-009 condition. The other three are as follows:

- rc\_adjust\_rd\_when\_less\_than\_rnet enables or disables the RC-009 condition; the
  default is true. When this variable is set to false, PrimeTime does not check the
  drive resistance, and the values of the other related variables do not matter.
- rc\_filter\_rd\_less\_than\_rnet determines whether the RC-009 message is issued only
  when a network delay is greater than the corresponding driver transition time. The
  default is true. To receive RC-009 messages every time PrimeTime overrides the drive
  resistance, set this variable to false. This variable has no effect if
  rc\_adjust\_rd\_when\_less\_than\_rnet is false.
- rc\_rd\_less\_than\_rnet\_threshold specifies the threshold beyond which PrimeTime overrides the library-derived drive resistance with an empirical formula. The default is 0.45 ohms. You can override this default by setting the variable to another value. This variable has no effect if rc\_adjust\_rd\_when\_less\_than\_rnet is false.

Note: If rc\_degrade\_slew\_when\_rd\_less\_than\_rnet is false while rc filter rd less than rnet is true, the RC-009 message is not issued.

For more information, see the manual page of the RC-009 warning message.

To determine the current value of this variable, type printvar rc\_degrade\_min\_slew\_when\_rd\_less\_than\_rnet or echo \$rc\_degrade\_min\_slew\_when\_rd\_less\_than\_rnet.

## rc\_degrade\_min\_slew\_when\_rd\_less\_than\_rnet

Persistent parameter that controls how the delay is calculated for interconnects with high resistance.

By default, for high-resistive nets, AP uses a different approach for calculating interconnect delays compared to the Arnoldi method used for regular nets.

This is done to ensure sufficient pessimism. You can force Aprisa to use the same approach as for regular nets, resulting in a more accurate, but not guaranteed worst-case result. You may want to use this parameter to avoid false hold time violations.

## Syntax:

rc\_degrade\_min\_slew\_when\_rd\_less\_than\_rnet\_true | false

where the values have the following meaning:

true Revert to the default interconnect delay calculation if

the algorithm for high-resistive nets is pessimistic.

false Always use the special algorithm for high-resistive

nets

The default value is false.

## Pl's Ex. 235 (AP 09.10.rel.1) at ATopTech 0012952

## rc driver model mode

Specifies which driver model type to use for RC delay calculation.

#### TYPE

string

#### **DEFAULT**

advanced

### DESCRIPTION

PrimeTime supports two types of driver models for RC delay calculation, basic and advanced. The basic model is derived from the conventional delay and slew library schema, while the advanced model is derived from a new schema. The advanced model has many advantages, one of which is the solution to the problem described by the RC-009 warning message. The advanced driver model is part of the Synopsys Composite Current-Source (CCS) model.

When the shell variable <code>rc\_driver\_model\_mode</code> is set to <code>basic</code>, RC delay calculation will always use driver models derived from the conventional delay and slew schema present in design libraries. When set to <code>advanced</code>, RC delay calculation will use the advanced driver model if data for it is present. The <code>report\_delay\_calculation</code> command used on a cell arc will show the message "Advanced driver-modeling used" as appropriate.

To determine the current value of this variable, enter the following command:

pt\_shell printvar rc\_driver\_model\_mode

## rc\_driver\_model\_mode

Persistent parameter that controls whether the basic or the advanced CCS model is used for output pins driving nets.

## Syntax:

rc\_driver\_model\_mode basic | advanced

where the values have the following meaning:

basic Use the simplified CCS model on selected net drivers

if the ccsd\_auto\_switch parameter is enabled;

Otherwise, use no CCS model.

advanced Use the advanced CCS model on all net drivers.

regardless of the ccsd\_auto\_switch parameter

setting.

The default value is basic.