Google Inc. v. Netlist, Inc.
Doc. 161 Att. 3

EXHIBIT B

Dockets.Justia.com

Office Action Summary	Application No.	Applicant(s)	
	11/173,175	BHAKTA ET AL.	
	Examiner	Art Unit	
	Alexander Sofocleous	2824	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☒ Responsive to communication(s) filed on *01 July 2005*.

2a)☐ This action is **FINAL**. 2b)☒ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) *1-20* is/are pending in the application.

4a) Of the above claim(s) *16-20* is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *1-11,14 and 15* is/are rejected.

7)☒ Claim(s) *12 and 13* is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☐ The specification is objected to by the Examiner.

10)☒ The drawing(s) filed on *01 July 2005* is/are: a)☐ accepted or b)☒ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12)☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)☐ All b)☐ Some * c)☐ None of:

1.☐ Certified copies of the priority documents have been received.

2.☐ Certified copies of the priority documents have been received in Application No. _____.

3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☒ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☒ Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date _____.
4) ☒ Interview Summary (PTO-413) Paper No(s)/Mail Date. *20070111*.
5) ☐ Notice of Informal Patent Application
6) ☒ Other: *EAST search history*.

DETAILED ACTION

1. This action is responsive to the following communications: the Application filed July 01, 2005, and the Information Disclosure Statement filed December 2, 2005.

2. Claims 1-15 are pending in the case. Claims 16-20 are withdrawn from consideration. Claim 1 is an independent claim.

Election/Restrictions

Restriction to one of the following inventions is required under 35 U.S.C. 121:

I. Claims 1-15, drawn to memory with address decoder, classified in class 365, subclass 230.06.

II. Claims 16-17, drawn to memory with ranks, classified in class 365, subclass 230.03.

III. Claims 18-20, drawn to memory with data strobe, classified in class 365, subclass 193.

Inventions Group I and Group II and Group III are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct if they do not overlap in scope and are not obvious variants, and if it is shown that at least one subcombination is separately usable. In the instant case, subcombination Group I has separate utility such as requiring a logic element coupled to the printed circuit board. See MPEP § 806.05(d).

The examiner has required restriction between subcombinations usable together. Where applicant elects a subcombination and claims thereto are subsequently found

allowable, any claim(s) depending from or otherwise requiring all the limitations of the allowable subcombination will be examined for patentability in accordance with 37 CFR 1.104. See MPEP § 821.04(a). Applicant is advised that if any claim presented in a continuation or divisional application is anticipated by, or includes all the limitations of, a claim that is allowable in the present application, such claim may be subject to provisional statutory and/or nonstatutory double patenting rejections over the claims of the instant application.

Because these inventions are independent or distinct for the reasons given above and there would be a serious burden on the examiner if restriction is not required because the inventions have acquired a separate status in the art in view of their different classification, restriction for examination purposes as indicated is proper.

During a telephone conversation with Attorney Bruce Itchkawitz on January 10, 2007 a provisional election was made without traverse to prosecute the invention of Group I, claims 1-15. Affirmation of this election must be made by applicant in replying to this Office action. Claims 16-20 are withdrawn from further consideration by the examiner, 37 CFR 1.142(b), as being drawn to a non-elected invention.

Information Disclosure Statement

3. Acknowledgment is made of Applicant's Information Disclosure Statement (IDS) Form PTO-1449 filed on December, 2, 2005. This IDS has been considered.

Examiner notes that the Non-Patent Literature (NPL) cited on this IDS (citations

17-25) were submitted with parent application 11/335875. These references have been considered.

Drawings

4. Figures 1A - 3A are objected to because the unlabeled rectangular box(es) shown in the Figures (Fig. 1A, Fig. 1B, Fig. 1C, Fig. 2A, Fig. 2B, Fig. 3A) should be provided with descriptive text labels. For clarity purposes, Examiner suggests the following proposed correction for Figure 1A:

Figure 1A:
EXAMINER PROPOSED CORRECTION FOR FIG. 1A



Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

6. **Claims 1, 2, 8-10, 14, and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lee et al. (U.S. Patent 7,120,727).**

Regarding independent claim 1, Lee et al. teach a memory module (Fig. 5 [54a, 54b, 54n]) connectable to a computer system (see Fig. 5 [104, 108, 110, 112, 114, 118, 120, 124]), the memory module comprising:

a printed circuit board;

a plurality of memory devices (Fig. 5 [70]), the plurality of memory devices having a first number of memory devices (see Fig. 2 [74, 80, 86, 88]);

and a logic element (Fig. 2 [60]), the logic element receiving a set of input control signals from the computer system (see Fig. 2 [62]), the set of input control signals corresponding to a second number of memory devices (see Fig. 2 [74, 80, 86, 88]) smaller than the first number of memory devices, the logic element generating a set of output control signals in response to the set of input control signals, the set of output control signals corresponding to the first number of memory devices (see column 4, lines 23-26 and 46-63).

Lee et al. are silent with respect to the provision of the memory module comprising a printed circuit board. However, it is well-known in the art to manufacture a memory on a printed circuit board so it may be used in a personal computer system.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to manufacture the memory modules of Lee et al. on a printed circuit board for the purposes of using the memory in a personal computer system.

Regarding dependent claim 2, Lee et al. teach the memory devices comprise dynamic random-access memory (DRAM) devices (see column 4, lines 4-5).

Regarding independent claim 8, Lee et al. teach the plurality of memory

devices are arranged in a first number of ranks (Fig. 2 [74, 80, 86, 88]), and the set of input control signals corresponds to a second number of ranks of memory modules, the second number of ranks less than the first number of ranks (see column 4, lines 23-26 and 46-63).

Regarding dependent claim 9 and 10, Lee et al. teach four ranks that are accessible as two ranks or as one rank (see column 4, lines 23-26 and 46-63).

Regarding dependent claim 14, Lee et al. are silent with respect to a printed circuit board mountable in a module slot of the computer system, the printed circuit board having a plurality of edge connections electrically coupled to corresponding contacts of the module slot. However, it is well-known in the art to manufacture a memory on a printed circuit board with edge connections so it may be used in a personal computer system (module slot on a motherboard).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to manufacture the memory modules of Lee et al. on a printed circuit board for the purposes of using the memory in a personal computer system.

Regarding dependent claim 15, Lee et al. disclose the plurality of memory devices are arranged to provide a first memory density per rank, and the set of output control signals corresponds to a second memory density per rank, the second memory density greater than the first memory density per rank (see column 4, lines 35-45). The indicated column directly teaches operating modes of the memory to allow different bandwidth rates; however, the bandwidth rate is determined by how many ranks connected to the memory hub are grouped together (accessible together) through link

58.

7. **Claims 4-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lee et al. (U.S. Patent 7,120,727) as supported by Barr (NPL "How Programmable Logic Works").**

Lee et al. are silent with respect to the logic element being an application-specific integrated circuit, a field-programmable gate array, a custom-designed semiconductor device, or a complex programmable-logic device. However, Lee et al. teach the computer register programs the memory hub of each memory module.

Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to use an application-specific integrated circuit, a field-programmable gate array, a custom-designed semiconductor device, or a complex programmable-logic device for the logic device such that the memory module would be programmable. Barr further supports that ASICs, FPGAs, CPLDs are commonly used in memory circuitry as address decoders.

8. **Claims 1-3, 8, 11, and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Miyasaka et al. (U.S. Patent 4,392,212).**

Regarding independent claim 1, Miyasaka et al. teach a semiconductor memory comprising:

a plurality of memory devices (Fig. 2), the plurality of memory devices having a first number of memory devices (Fig. 2 [1, 1', 1'',1''']);

and a logic element (Fig. 2 [6, 7, 8]) coupled to the semiconductor memory, the

logic element receiving a set of input control signals from the computer system (Fig. 4 [SEL_1, SEL_2]), the set of input control signals corresponding to a second number of memory devices smaller than the first number of memory devices, the logic element generating a set of output control signals (Fig. 4 [S_1, $/S_1$, S_2, $/S_2$]) in response to the set of input control signals, the set of output control signals corresponding to the first number of memory devices.

Miyasaka et al. are silent with respect to the memory being provided on a memory module that is on a printed circuit board. However, it is well-known in the art to manufacture a memory on a printed circuit board so it may be used in a personal computer system.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to manufacture the semiconductor memory of Miyasaka et al. on memory modules on a printed circuit board for the purposes of using the memory in a personal computer system.

Regarding dependent claim 2, Miyasaka et al. teach the memory to be RAM (see column 1, line 11). Miyasaka et al. are silent with respect to the memory being DRAM. However, it is well-known in the art to implement memory using DRAM because it is cost effective.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to use DRAM for Miyasaka et al. RAM for the purposes of reducing the costs of the memory.

Regarding dependent claim 3, Miyasaka et al. teach the set of input control

signals comprises a first number of chip-select signals (see Fig. 4 [SEL_1, SEL_2]), and wherein the set of output control signals comprises a second number of chip-select signals (see Fig. 4 [S_1, $/S_1$, S_2, $/S_2$]), wherein the first number of chip-select signals is less than the second number of chip-select signals, the memory module simulating a virtual memory module having the second number of memory devices.

Regarding dependent claim 8, Miyasaka et al. teach the plurality of memory devices are arranged in a first number of ranks, and the set of input control signals Fig. 4 [SEL_1, SEL_2]) corresponds to a second number of ranks of memory modules (one), the second number of ranks less than the first number of ranks (four) (see Fig. 4[S_1, $/S_1$, S_2, $/S_2$, Cells No. 1- Cells No.4]).

Regarding dependent claim 11, Miyasaka et al. teach the set of input control signals comprises two chip-select signals (Fig. 4 [SEL_1, SEL_2]) and an address signal (see Fig. 1B [ADR]) and the set of output control signals comprises four chip-select signals (Fig. 4[S_1, $/S_1$, S_2, $/S_2$]).

Regarding dependent claim 14, Miyasaka et al. are silent with respect to the memory being provided on a memory module that is on a printed circuit board. However, it is well-known in the art to manufacture a memory on a printed circuit board with edge connections so it may be used in a personal computer system (module slot on a motherboard).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to manufacture the semiconductor memory of Miyasaka et al. on memory modules on a printed circuit board for the purposes of using the memory in a

personal computer system.

9. **Claims 4-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Miyasaka et al. (U.S. Patent 4,392,212) as supported by Barr (NPL "How Programmable Logic Works").**

Miyasaka et al. are silent with respect to the logic element being an application-specific integrated circuit, a field-programmable gate array, a custom-designed semiconductor device, or a complex programmable-logic device. However, Barr supports that ASICs, FPGAs, CPLDs are commonly used in memory circuitry as address decoders.

Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to use an application-specific integrated circuit, a field-programmable gate array, a custom-designed semiconductor device, or a complex programmable-logic device for the logic device such that the memory module would be programmable in a commonly known fashion.

Allowable Subject Matter

10. **Claims 12-13 are objected to as being dependent upon a rejected base claim**, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

11. The following is a statement of reasons for the indication of allowable subject

matter:

With respect to dependent claim 12 (and claim 13 which depends therefrom), there is no teaching or suggestion in the prior art to the logic element generating a second command signal based on the first command signal, wherein the first command signal corresponds to the second number of ranks and the second command signal corresponds to the first number of ranks, and wherein the second number of ranks is less than the first number of ranks (as per dependent claim 8 from which this claim depends).

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure: Raghuram (U.S. Patent Application Publication 2006/0126369), Raghuram (U.S. Patent Application 2006/0129755), Jakobs (U.S. Patent 6,982,893), Dodd et al. (U.S. Patent 6,981,089), and Moon (U.S. Patent 5,426753).

Raghuram '369 and '755, both filed after provisional application 60/588244, show a memory module with a decoder that receives N number of select signals that are inputted into a decoder and outputted as 2^N number of ranks select signals.

Jakobs shows a memory module receiving rank select signals (two) that correspond to the ranks (two).

Dodd et al. show a memory module receiving rank select signals (two) that correspond to the ranks (two).

Moon shows a memory with a decoder coupled to a microprocessor.

When responding to this office action, applicants are advised to provide the examiner with the line numbers and page numbers in the application and/or references cited to assist the examiner in locating appropriate paragraphs.

A shortened statutory period for response to this action is set to expire three months and zero days from the date of this letter. Failure to respond within the period for response will cause this application to become abandoned (see MPEP 710.02(b)).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Alexander Sofocleous whose telephone number is 571-272-0635. The examiner can normally be reached on 7:00am - 4pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard Elms can be reached on 571-272-1869. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

AGS

SON DINH
PRIMARY PATENT EXAMINER

EXHIBIT C

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants	:	Jayesh R. Bhakta et al.	Group Art Unit 2824
Appl. No.	:	11/173,175	
Filed	:	July 1, 2005	
For	:	MEMORY MODULE DECODER	
Examiner	:	Alexander Sofocleous	

AMENDMENT AND RESPONSE TO JANUARY 26, 2007 OFFICE ACTION

Mail Stop Amendment
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Dear Sir:

In response to the January 26, 2007 Office Action, Applicants request the Examiner to reconsider the above-identified patent application in view of the following amendments and remarks.

Amendments to the Claims: Begin on page 2 of this Response.

Remarks: Begin on page 4 of this Response.

AMENDMENTS TO THE CLAIMS

Please cancel Claims 1-11 and 14-20 without prejudice, as indicated below.

Please add Claims 21-31, as indicated below.

Please amend Claim 12 as indicated below.

A complete listing of all claims is presented below with insertions underlined (e.g., insertion), and deletions struckthrough or in double brackets (e.g., ~~deletion~~ or [[deletion]]):

1.-11. (Cancelled)

12. (Currently Amended) A memory module connectable to a computer system, the memory module comprising:

a printed circuit board;

a plurality of memory devices coupled to the printed circuit board, the plurality of memory devices having a first number of memory devices; and

a logic element coupled to the printed circuit board, the logic element receiving a set of input control signals from the computer system, the set of input control signals corresponding to a second number of memory devices smaller than the first number of memory devices, the logic element generating a set of output control signals in response to the set of input control signals, the set of output control signals corresponding to the first number of memory devices, wherein the plurality of memory devices are arranged in a first number of ranks, and the set of input control signals corresponds to a second number of ranks of memory modules, the second number of ranks less than the first number of ranks~~The memory module of Claim 8~~, wherein the logic element further responds to a first command signal from the computer system by generating a second command signal transmitted to the plurality of memory devices, the first command signal corresponding to the second number of ranks and the second command signal corresponding to the first number of ranks.

13. (Original) The memory module of Claim 12, wherein the first command signal is a refresh signal or a precharge signal.

14.-20. (Cancelled)

21. (New) The memory module of Claim 12, wherein the memory devices comprise dynamic random-access memory (DRAM) devices.

22. (New) The memory module of Claim 12, wherein the set of input control signals comprises a first number of chip-select signals and wherein the set of output control signals comprises a second number of chip-select signals, wherein the first number of chip-select signals is less than the second number of chip-select signals, the memory module simulating a virtual memory module having the second number of memory devices.

23. (New) The memory module of Claim 12, wherein the logic element comprises an application-specific integrated circuit.

24. (New) The memory module of Claim 12, wherein the logic element comprises a field-programmable gate array.

25. (New) The memory module of Claim 12, wherein the logic element comprises a custom-designed semiconductor device.

26. (New) The memory module of Claim 12, wherein the logic element comprises a complex programmable-logic device.

27. (New) The memory module of Claim 12, wherein the first number of ranks is four, and the second number of ranks is two.

28. (New) The memory module of Claim 12, wherein the first number of ranks is two, and the second number of ranks is one.

29. (New) The memory module of Claim 12, wherein the set of input control signals comprises two chip-select signals and an address signal and the set of output control signals comprises four chip-select signals.

30. (New) The memory module of Claim 12, wherein the printed circuit board is mountable in a module slot of the computer system, the printed circuit board having a plurality of edge connections electrically coupled to corresponding contacts of the module slot.

31. (New) The memory module of Claim 12, wherein the plurality of memory devices are arranged to provide a first memory density per rank, and the set of output control signals corresponds to a second memory density per rank, the second memory density greater than the first memory density per rank.

EXHIBIT D

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

NOTICE OF ALLOWANCE AND FEE(S) DUE

20995 7590 07/30/2007

KNOBBE MARTENS OLSON & BEAR LLP
2040 MAIN STREET
FOURTEENTH FLOOR
IRVINE, CA 92614

EXAMINER	
SOFOCLEOUS, ALEXANDER	
ART UNIT	PAPER NUMBER
2824	

DATE MAILED: 07/30/2007

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
11/173,175	07/01/2005	Jayesh R. Bhakta	NETL.018CP1	6355

TITLE OF INVENTION: MEMORY MODULE DECODER

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	$1400	$300	$0	$1700	10/30/2007

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN THREE MONTHS FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. THIS STATUTORY PERIOD CANNOT BE EXTENDED. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:

A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.

B. If the status above is to be removed, check box 5b on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or

If the SMALL ENTITY is shown as NO:

A. Pay TOTAL FEE(S) DUE shown above, or

B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

PTOL-85 (Rev. 07/07) Approved for use through 07/31/2007.

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: Mail Mail Stop ISSUE FEE
Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450
or Fax (571)-273-2885

INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 5 should be completed where appropriate. All further correspondence including the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fee notifications.

CURRENT CORRESPONDENCE ADDRESS (Note: Use Block 1 for any change of address)

20995 7590 07/30/2007

KNOBBE MARTENS OLSON & BEAR LLP
2040 MAIN STREET
FOURTEENTH FLOOR
IRVINE, CA 92614

Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission.

Certificate of Mailing or Transmission

I hereby certify that this Fee(s) Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Mail Stop ISSUE FEE address above, or being facsimile transmitted to the USPTO (571) 273-2885, on the date indicated below.

(Depositor's name)

(Signature)

(Date)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
11/173,175	07/01/2005	Jayesh R. Bhakta	NETL.018CP1	6355

TITLE OF INVENTION: MEMORY MODULE DECODER

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	$1400	$300	$0	$1700	10/30/2007

EXAMINER	ART UNIT	CLASS-SUBCLASS
SOFOCLEOUS, ALEXANDER	2824	365-063000

1. Change of correspondence address or indication of "Fee Address" (37 CFR 1.363).

☐ Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached.

☐ "Fee Address" indication (or "Fee Address" Indication form PTO/SB/47; Rev 03-02 or more recent) attached. **Use of a Customer Number is required.**

2. For printing on the patent front page, list

(1) the names of up to 3 registered patent attorneys or agents OR, alternatively,

(2) the name of a single firm (having as a member a registered attorney or agent) and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed.

1 _____

2 _____

3 _____

3. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type)

PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. If an assignee is identified below, the document has been filed for recordation as set forth in 37 CFR 3.11. Completion of this form is NOT a substitute for filing an assignment.

(A) NAME OF ASSIGNEE (B) RESIDENCE: (CITY and STATE OR COUNTRY)

Please check the appropriate assignee category or categories (will not be printed on the patent) : ☐ Individual ☐ Corporation or other private group entity ☐ Government

4a. The following fee(s) are submitted:

☐ Issue Fee

☐ Publication Fee (No small entity discount permitted)

☐ Advance Order - # of Copies _____

4b. Payment of Fee(s): **(Please first reapply any previously paid issue fee shown above)**

☐ A check is enclosed.

☐ Payment by credit card. Form PTO-2038 is attached.

☐ The Director is hereby authorized to charge the required fee(s), any deficiency, or credit any overpayment, to Deposit Account Number _____ (enclose an extra copy of this form).

5. **Change in Entity Status** (from status indicated above)

☐ a. Applicant claims SMALL ENTITY status. See 37 CFR 1.27.

☐ b. Applicant is no longer claiming SMALL ENTITY status. See 37 CFR 1.27(g)(2).

NOTE: The Issue Fee and Publication Fee (if required) will not be accepted from anyone other than the applicant; a registered attorney or agent; or the assignee or other party in interest as shown by the records of the United States Patent and Trademark Office.

Authorized Signature _____ Date _____

Typed or printed name _____ Registration No. _____

This collection of information is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
11/173,175	07/01/2005	Jayesh R. Bhakta	NETL.018CP1	6355

20995 7590 07/30/2007

KNOBBE MARTENS OLSON & BEAR LLP
2040 MAIN STREET
FOURTEENTH FLOOR
IRVINE, CA 92614

EXAMINER	
SOFOCLEOUS, ALEXANDER	
ART UNIT	PAPER NUMBER
2824	

DATE MAILED: 07/30/2007

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)
(application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 21 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 21 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

EXHIBIT E

US007289386B2

(12) **United States Patent**
Bhakta et al.

(10) **Patent No.: US 7,289,386 B2**
(45) **Date of Patent: Oct. 30, 2007**

(54) **MEMORY MODULE DECODER**

(75) Inventors: **Jayesh R. Bhakta**, Cerritos, CA (US); **Jeffrey C. Solomon**, Irvine, CA (US)

(73) Assignee: **Netlist, Inc.**, Irvine, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 21 days.

(21) Appl. No.: **11/173,175**

(22) Filed: **Jul. 1, 2005**

(65) **Prior Publication Data**

US 2006/0062047 A1 Mar. 23, 2006

Related U.S. Application Data

(63) Continuation-in-part of application No. 11/075,395, filed on Mar. 7, 2005.

(60) Provisional application No. 60/588,244, filed on Jul. 15, 2004, provisional application No. 60/575,595, filed on May 28, 2004, provisional application No. 60/550,668, filed on Mar. 5, 2004.

(51) **Int. Cl.**
G11C 8/00 (2006.01)

(52) **U.S. Cl.** **365/230.06**; 365/51; 365/230.08

(58) **Field of Classification Search** 326/105; 365/230.06, 51, 52, 230.01, 230.03, 230.08; 711/5, 211
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,392,212 A * 7/1983 Miyasaka et al. 365/230.06
5,247,643 A 9/1993 Shottan
5,426,753 A * 6/1995 Moon 711/5
5,703,826 A 12/1997 Hush et al.
5,805,520 A 9/1998 Anglada et al.
5,959,930 A * 9/1999 Sakurai 365/230.03
6,154,418 A 11/2000 Li
6,453,381 B1 9/2002 Yuan et al.
6,518,794 B2 2/2003 Coteus et al.
6,681,301 B1 1/2004 Mehta et al.
6,785,189 B2 8/2004 Jacobs et al.
6,807,125 B2 10/2004 Coteus et al.
6,813,196 B2 11/2004 Park et al.

(Continued)

OTHER PUBLICATIONS

Barr, Michael. "Programmable Logic: What's it to Ya?," Embedded Systems Programming, Jun. 1999, pp. 75-84. Retrieved by Examiner from http://www.netrino.com/Articles/ProgrammableLogic/index.php.*

(Continued)

Primary Examiner—Son Dinh
Assistant Examiner—Alexander Sofocleous
(74) *Attorney, Agent, or Firm*—Knobbe Martens Olson & Bear LLP

(57) **ABSTRACT**

A memory module connectable to a computer system includes a printed circuit board, a plurality of memory devices coupled to the printed circuit board, and a logic element coupled to the printed circuit board. The plurality of memory devices has a first number of memory devices. The logic element receives a set of input control signals from the computer system. The set of input control signals corresponds to a second number of memory devices smaller than the first number of memory devices. The logic element generates a set of output control signals in response to the set of input control signals. The set of output control signals corresponds to the first number of memory devices.

13 Claims, 18 Drawing Sheets







U.S. PATENT DOCUMENTS

6,944,694	B2	9/2005	Pax	
6,981,089	B2 *	12/2005	Dodd et al.	710/308
6,982,893	B2 *	1/2006	Jakobs	365/63
6,996,686	B2	2/2006	Doblar et al.	
7,046,538	B2 *	5/2006	Kinsley et al.	365/52
7,120,727	B2 *	10/2006	Lee et al.	711/5
7,200,021	B2 *	4/2007	Raghuram	365/51
2001/0052057	A1	12/2001	Lai et al.	
2002/0088633	A1	7/2002	Kong et al.	
2003/0063514	A1	4/2003	Faue	
2003/0191995	A1	10/2003	Abrosimov et al.	
2003/0210575	A1	11/2003	Seo et al.	
2004/0037158	A1	2/2004	Coteus et al.	
2005/0036378	A1	2/2005	Kawaguchi et al.	
2005/0281096	A1	12/2005	Bhakta et al.	
2006/0126369	A1 *	6/2006	Raghuram	365/51
2006/0129755	A1 *	6/2006	Raghuram	711/105

OTHER PUBLICATIONS

Cuppu, Vinodh, et al., "A Performance Comparison of Contemporary DRAM Architectures," *IEEE Proceedings of the 26th International Symposium on Computer Architecture*, May 2-4, 1999, Atlanta, Georgia, pp. 1-12.

JEDEC Standard No. 21-C, 4.20-2—168 Pin, PC133 SDRAM Registered Design Specification, Revision 1.4, Release 11a, Feb. 2002.

JEDEC Standard No. 21-C, 4.20-3—144 Pin, PC133 SDRAM Unbuffered SO-DIMM, Reference Design Specification, Revision 1.02, Release 11.

JEDEC Standard No. 21-C, DDR SDRAM PC2100 and PC1600 DDR SDRAM Registered DIMM Design Specification, Revision 1.3, Release 11b, Jan. 2002.

JEDEC Standard No. 21-C, 4.20.5—184 Pin, PC1600/2100 DDR SDRAM Unbuffered DIMM Design Specification, Revision 1.1, Release 11b.

JEDEC Standard No. 21-C, 4.20.6—200 Pin, PC2700/PC2100/PC1600 DDR SDRAM Unbuffered SO-DIMM Reference Design Specification, Revision 1.1, Release 11b, Apr. 26, 2002.

JEDEC standard JESD79D, "Double Data Rate (DDR) SDRAM Specification," published Feb. 2004.

Intel Corporation, PC SDRAM Registered DIMM Design Support Document, Revision 1.2, Oct. 1998.

Intel Corporation, 66/100 MHz PC SDRAM 64-Bit Non-ECC/Parity 144 Pin Unbuffered SO-DIMM Specification, Revision 1.0, Feb. 1999.

U.S. Appl. No. 11/173,175, filed Jul. 1, 2005, Bhakta et al.

* cited by examiner

FIG. 1A


10
20
50
PHASE–
LOCK
LOOP
DEVICE
40
LOGIC
DEVICE
30
32
34
36
38
CS0A
CS0B
CS1A
CS1B
CS0
CS1
An+1
Command Signals
BA0 – BAm
60
REGISTER
A0–An
70
SPD
DEVICE

FIG. 1B


10
20
50
PHASE-LOCK LOOP DEVICE
40
LOGIC DEVICE
30
32
34
CS0A
CS0B
CS0
An+1
Command Signals
BA0 -BAm
60
REGISTER
A0-An
70
SPD DEVICE

FIG. 1C



FIG. 2A


BA0
BA1
A0–A11
RAS/CAS/WE
CS0
CS1
A12
A13
LOGIC ELEMENT
R0_A12
R1_A12
32
30
34
40
10

FIG. 2B


CAS
A12
BA0
BA1
RAS/CAS/WE
CS0
CS1
A13
PLD
A12
A13
MUX
44
A12
A13
MUX
46
R0_A12
R1_A12
42
40

FIG. 3A


BA0
BA1
A0–A12
RAS/CAS/WE
CS0
CS1
A13
LOGIC ELEMENT
CAS0a
CAS0b
CAS1a
CAS1b
32
30
34
36
38
40
10

FIG. 3B


BA0
BA1
RAS/CAS/WE
CS0
CS1
A13
ENCAS0a
ENCAS0b
ENCAS1a
ENCAS1b
CAS
CAS0a
CAS0b
CAS1a
CAS1b
52
54
56
58
42
40


CK
Command
DQS
DQs
ReadA
ReadB
Preamble
Postamble
Qa0
Qa1
Qa2
Qa3
Qb0
Qb1
Qb2
Qb3

FIG. 4A


CK
Command
DQS
DQs
Read
Read
Q0
Q1
Q2
Q3
D0
D1
D2
D3

FIG. 4B

FIG. 5


clock
command
Read a
Read b
collision window
strobe a
strobe b
combined strobe
data a
Qa0
Qa1
Qa2
Qa3
data b
Qb0
Qb1
Qb2
Qb3
combined data
Qa0
Qa1
Qa2
Qa3
Qb0
Qb1
Qb2
Qb3


100
DQSa
104
DQa
102
DQSb
104
DQb
102
114
112

FIG. 6A


10
120
122
DQSa
104
DQa
102
DQSb
104
DQb
102
124
114
112

FIG. 6B


10
120
DQSa
104
140
114
DQa
102
DQSb
104
112
DQb
102

FIG. 6C


10
120
DQSa
104
140
114
DQa
102
DQSb
104
112
DQb
102
150

FIG. 6D



FIG. 6E

FIG. 7



FIG. 8



FIG. 9


205
210
262
222
DQ
75Ω
240
244
256
212
252
VTT
242
75Ω
DQS
232
220
264
214
75Ω
246
254
224
258
DQ
VTT
248
75Ω
234
ODT

FIG. 10



FIG. 11A



FIG. 11B



FIG. 12A



FIG. 12B



FIG. 13


500
510
514
518
DQ
505
512
DQS
516
V
524
520
522
526
528
DQ
538
530
536
534
ODT

FIG. 14


500
510
514
518
75Ω
505
DQ
576
556
512
552
VTT
572
75Ω
DQS
516
524
520
522
526
75Ω
574
554
528
558
DQ
VTT
578
75Ω
538
75Ω
530
536
580
560
VTT
534
ODT

MEMORY MODULE DECODER

CROSS-REFERENCE TO RELATED APPLICATIONS

The present application is a continuation-in-part of U.S. patent application Ser. No. 11/075,395, filed Mar. 7, 2005, which claims the benefit of U.S. Provisional Application No. 60/550,668, filed Mar. 5, 2004 and U.S. Provisional Application No. 60/575,595, filed May 28, 2004. The present application also claims the benefit of U.S. Provisional Application No. 60/588,244, filed Jul. 15, 2004, which is incorporated in its entirety by reference herein.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates generally to memory modules of a computer system, and more specifically to devices and methods for improving the performance, the memory capacity, or both, of memory modules.

2. Description of the Related Art

Certain types of memory modules comprise a plurality of dynamic random-access memory (DRAM) devices mounted on a printed circuit board (PCB). These memory modules are typically mounted in a memory slot or socket of a computer system (e.g., a server system or a personal computer) and are accessed by the processor of the computer system. Memory modules typically have a memory configuration with a unique combination of rows, columns, and banks which result in a total memory capacity for the memory module.

For example, a 512-Megabyte memory module (termed a "512-MB" memory module, which actually has 2^{29} or 536,870,912 bytes of capacity) will typically utilize eight 512-Megabit DRAM devices (each identified as a "512-Mb" DRAM device, each actually having 2^{29} or 536,870,912 bits of capacity). The memory cells (or memory locations) of each 512-Mb DRAM device can be arranged in four banks, with each bank having an array of 2^{24} (or 16,777,216) memory locations arranged as 2^{13} rows and 2^{11} columns, and with each memory location having a width of 8 bits. Such DRAM devices with 64M 8-bit-wide memory locations (actually with four banks of 2^{27} or 134,217,728 one-bit memory cells arranged to provide a total of 2^{26} or 67,108,864 memory locations with 8 bits each) are identified as having a "64 Mb×8" or "64M×8-bit" configuration, or as having a depth of 64M and a bit width of 8. Furthermore, certain commercially-available 512-MB memory modules are termed to have a "64M×8-byte" configuration or a "64M×64-bit" configuration with a depth of 64M and a width of 8 bytes or 64 bits.

Similarly, a 1-Gigabyte memory module (termed a "1-GB" memory module, which actually has 2^{30} or 1,073,741,824 bytes of capacity) can utilize eight 1-Gigabit DRAM devices (each identified as a "1-Gb" DRAM device, each actually having 2^{30} or 1,073,741,824 bits of capacity). The memory locations of each 1-Gb DRAM device can be arranged in four banks, with each bank having an array of memory locations with 2^{14} rows and 2^{11} columns, and with each memory location having a width of 8 bits. Such DRAM devices with 128M 8-bit-wide memory locations (actually with a total of 2^{27} or 134,217,728 memory locations with 8 bits each) are identified as having a "128 Mb×8" or "128M×8-bit" configuration, or as having a depth of 128M and a bit width of 8. Furthermore, certain commercially-available 1-GB memory modules are identified as having a "128M×8-byte" configuration or a "128M×64-bit" configuration with a depth of 128M and a width of 8 bytes or 64 bits.

The commercially-available 512-MB (64M×8-byte) memory modules and the 1-GB (128M×8-byte) memory modules described above are typically used in computer systems (e.g., personal computers) which perform graphics applications since such "×8" configurations are compatible with data mask capabilities often used in such graphics applications. Conversely, memory modules with "×4" configurations are typically used in computer systems such as servers which are not as graphics-intensive. Examples of such commercially available "×4" memory modules include, but are not limited to, 512-MB (128M×4-byte) memory modules comprising eight 512-Mb (128 Mb×4) memory devices.

The DRAM devices of a memory module are generally arranged as ranks or rows of memory, each rank of memory generally having a bit width. For example, a memory module in which each rank of the memory module is 64 bits wide is described as having an "×64" organization. Similarly, a memory module having 72-bit-wide ranks is described as having an "×72" organization.

The memory capacity of a memory module increases with the number of memory devices. The number of memory devices of a memory module can be increased by increasing the number of memory devices per rank or by increasing the number of ranks. For example, a memory module with four ranks has double the memory capacity of a memory module with two ranks and four times the memory capacity of a memory module with one rank. Rather than referring to the memory capacity of the memory module, in certain circumstances, the memory density of the memory module is referred to instead.

During operation, the ranks of a memory module are selected or activated by control signals that are received from the processor. Examples of such control signals include, but are not limited to, rank-select signals, also called chip-select signals. Most computer and server systems support one-rank and two-rank memory modules. By only supporting one-rank and two-rank memory modules, the memory density that can be incorporated in each memory slot is limited.

SUMMARY OF THE INVENTION

In certain embodiments, a memory module is connectable to a computer system. The memory module comprises a printed circuit board, a plurality of memory devices coupled to the printed circuit board, and a logic element coupled to the printed circuit board. The plurality of memory devices has a first number of memory devices. The logic element receives a set of input control signals from the computer system. The set of input control signals corresponds to a second number of memory devices smaller than the first number of memory devices. The logic element generates a set of output control signals in response to the set of input control signals. The set of output control signals corresponds to the first number of memory devices.

In certain embodiments, a method utilizes a memory module in a computer system. The method comprises coupling the memory module to the computer system. The memory module comprises a plurality of memory devices arranged in a first number of ranks. The method further comprises inputting a first set of control signals to the memory module. The first set of control signals corresponds to a second number of ranks smaller than the first number of ranks. The method further comprises generating a second set

of control signals in response to the first set of control signals. The second set of control signals corresponds to the first number of ranks.

In certain embodiments, a memory module is connectable to a computer system. The memory module comprises a plurality of memory devices arranged in a first number of ranks. The memory module comprises means for coupling the memory module to the computer system. The memory module further comprises means for inputting a first set of control signals to the memory module. The first set of control signals corresponds to a second number of ranks smaller than the first number of ranks. The memory module further comprises means for generating a second set of control signals in response to the first set of control signals. The second set of control signals corresponds to the first number of ranks.

In certain embodiments, a memory module is connectable to a computer system. The memory module comprises a first memory device having a first data signal line and a first data strobe signal line. The memory module further comprises a second memory device having a second data signal line and a second data strobe signal line. The memory module further comprises a common data signal line connectable to the computer system. The memory module further comprises an isolation device electrically coupled to the first data signal line, to the second data signal line, and to the common data signal line. The isolation device selectively alternates between electrically coupling the first data signal line to the common data signal line and electrically coupling the second data signal line to the common data signal line.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. **1**A schematically illustrates an exemplary memory module with four ranks of memory devices compatible with certain embodiments described herein.

FIG. **1**B schematically illustrates an exemplary memory module with two ranks of memory devices compatible with certain embodiments described herein.

FIG. **1**C schematically illustrates another exemplary memory module in accordance with certain embodiments described herein.

FIG. **2**A schematically illustrates an exemplary memory module which doubles the rank density in accordance with certain embodiments described herein.

FIG. **2**B schematically illustrates an exemplary logic element compatible with embodiments described herein.

FIG. **3**A schematically illustrates an exemplary memory module which doubles number of ranks in accordance with certain embodiments described herein.

FIG. **3**B schematically illustrates an exemplary logic element compatible with embodiments described herein.

FIG. **4**A shows an exemplary timing diagram of a gapless read burst for a back-to-back adjacent read condition from one memory device.

FIG. **4**B shows an exemplary timing diagram with an extra clock cycle between successive read commands issued to different memory devices for successive read accesses from different memory devices.

FIG. **5** shows an exemplary timing diagram in which the last data strobe of memory device "a" collides with the pre-amble time interval of the data strobe of memory device "b."

FIG. **6**A schematically illustrates a circuit diagram of a conventional memory module showing the interconnections between the DQ data signal lines of two memory devices and their DQS data strobe signal lines.

FIG. **6**B schematically illustrates a circuit diagram of an exemplary memory module comprising an isolation device in accordance with certain embodiments described herein.

FIG. **6**C schematically illustrates an isolation device comprising a logic element which multiplexes the DQS data strobe signal lines from one another.

FIG. **6**D schematically illustrates an isolation device which multiplexes the DQS data strobe signal lines from one another and which multiplexes the DQ data signal lines from one another.

FIG. **6**E schematically illustrates an isolation device which comprises the logic element on the DQ data signal lines but not a corresponding logic element on the DQS data strobe signal lines.

FIG. **7** schematically illustrates an exemplary memory module in which a data strobe (DQS) pin of a first memory device is electrically connected to a DQS pin of a second memory device while both DQS pins are active.

FIG. **8** is an exemplary timing diagram of the voltages applied to the two DQS pins due to non-simultaneous switching.

FIG. **9** schematically illustrates another exemplary memory module in which a DQS pin of a first memory device is connected to a DQS pin of a second memory device.

FIG. **10** schematically illustrates an exemplary memory module in accordance with certain embodiments described herein.

FIGS. **11**A and **11**B schematically illustrate a first side and a second side, respectively, of a memory module with eighteen 64M×4 bit, DDR-1 SDRAM FBGA memory devices on each side of a 184-pin glass-epoxy printed circuit board.

FIGS. **12**A and **12**B schematically illustrate an exemplary embodiment of a memory module in which a first resistor and a second resistor are used to reduce the current flow between the first DQS pin and the second DQS pin.

FIG. **13** schematically illustrates another exemplary memory module compatible with certain embodiments described herein.

FIG. **14** schematically illustrates a particular embodiment of the memory module schematically illustrated by FIG. **13**.

DETAILED DESCRIPTION OF EXEMPLARY EMBODIMENTS

Most high-density memory modules are currently built with 512-Megabit ("512-Mb") memory devices wherein each memory device has a 64M×8-bit configuration. For example, a 1-Gigabyte ("1-GB") memory module with error checking capabilities can be fabricated using eighteen such 512-Mb memory devices. Alternatively, it can be economically advantageous to fabricate a 1-GB memory module using lower-density memory devices and doubling the number of memory devices used to produce the desired word width. For example, by fabricating a 1-GB memory module using thirty-six 256-Mb memory devices with 64M×4-bit configuration, the cost of the resulting 1-GB memory module can be reduced since the unit cost of each 256-Mb memory device is typically lower than one-half the unit cost of each 512-Mb memory device. The cost savings can be significant, even though twice as many 256-Mb memory devices are used in place of the 512-Mb memory devices.

Market pricing factors for DRAM devices are such that higher-density DRAM devices (e.g., 1-Gb DRAM devices) are much more than twice the price of lower-density DRAM devices (e.g., 512-Mb DRAM devices). In other words, the

price per bit ratio of the higher-density DRAM devices is greater than that of the lower-density DRAM devices. This pricing difference often lasts for months or even years after the introduction of the higher-density DRAM devices, until volume production factors reduce the costs of the newer higher-density DRAM devices. Thus, when the cost of a higher-density DRAM device is more than the cost of two lower-density DRAM devices, there is an economic incentive for utilizing pairs of the lower-density DRAM devices to replace individual higher-density DRAM devices.

FIG. **1**A schematically illustrates an exemplary memory module **10** compatible with certain embodiments described herein. The memory module **10** is connectable to a computer system (not shown). The memory module **10** comprises a printed circuit board **20** and a plurality of memory devices **30** coupled to the printed circuit board **20**. The plurality of memory devices **30** has a first number of memory devices. The memory module **10** further comprises a logic element **40** coupled to the printed circuit board **20**. The logic element **40** receives a set of input control signals from the computer system. The set of input control signals correspond to a second number of memory devices smaller than the first number of memory devices. The logic element **40** generates a set of output control signals in response to the set of input control signals. The set of output control signals corresponds to the first number of memory devices.

In certain embodiments, as schematically illustrated in FIG. **1**A, the memory module **10** further comprises a phase-lock loop device **50** coupled to the printed circuit board **20** and a register **60** coupled to the printed circuit board **20**. In certain embodiments, the phase-lock loop device **50** and the register **60** are each mounted on the printed circuit board **20**. In response to signals received from the computer system, the phase-lock loop device **50** transmits clock signals to the plurality of memory devices **30**, the logic element **40**, and the register **60**. The register **60** receives and buffers a plurality of control signals, including address signals (e.g., bank address signals, row address signals, column address signals, gated column address strobe signals, chip-select signals), and transmits corresponding signals to the appropriate memory devices **30**. In certain embodiments, the register **60** comprises a plurality of register devices. While the phase-lock loop device **50**, the register **60**, and the logic element **40** are described herein in certain embodiments as being separate components, in certain other embodiments, two or more of the phase-lock loop device **50**, the register **60**, and the logic element **40** are portions of a single component. Persons skilled in the art are able to select a phase-lock loop device **50** and a register **60** compatible with embodiments described herein.

In certain embodiments, the memory module **10** further comprises electrical components which are electrically coupled to one another and are surface-mounted or embedded on the printed circuit board **20**. These electrical components can include, but are not limited to, electrical conduits, resistors, capacitors, inductors, and transistors. In certain embodiments, at least some of these electrical components are discrete, while in other certain embodiments, at least some of these electrical components are constituents of one or more integrated circuits.

Various types of memory modules **10** are compatible with embodiments described herein. For example, memory modules **10** having memory capacities of 512-MB, 1-GB, 2-GB, 4-GB, 8-GB, as well as other capacities, are compatible with embodiments described herein. In addition, memory modules **10** having widths of 4 bytes, 8 bytes, 16 bytes, 32 bytes, or 32 bits, 64 bits, 128 bits, 256 bits, as well as other widths (in bytes or in bits), are compatible with embodiments described herein. Furthermore, memory modules **10** compatible with embodiments described herein include, but are not limited to, single in-line memory modules (SIMMs), dual in-line memory modules (DIMMs), small-outline DIMMs (SO-DIMMs), unbuffered DIMMs (UDIMMs), registered DIMMs (RDIMMs), fully-buffered DIMM (FB-DIMM), mini-DIMMs, and micro-DIMMs.

In certain embodiments, the printed circuit board **20** is mountable in a module slot of the computer system. The printed circuit board **20** of certain such embodiments has a plurality of edge connections electrically coupled to corresponding contacts of the module slot and to the various components of the memory module **10**, thereby providing electrical connections between the computer system and the components of the memory module **10**.

Memory devices **30** compatible with embodiments described herein include, but are not limited to, random-access memory (RAM), dynamic random-access memory (DRAM), synchronous DRAM (SDRAM), and double-data-rate DRAM (e.g., DDR-1, DDR-2, DDR-3). In addition, memory devices **30** having bit widths of 4, 8, 16, 32, as well as other bit widths, are compatible with embodiments described herein. Memory devices **30** compatible with embodiments described herein have packaging which include, but are not limited to, thin small-outline package (TSOP), ball-grid-array (BGA), fine-pitch BGA (FBGA), micro-BGA (μBGA), mini-BGA (mBGA), and chip-scale packaging (CSP). Memory devices **30** compatible with embodiments described herein are available from a number of sources, including but not limited to, Samsung Semiconductor, Inc. of San Jose, Calif., Infineon Technologies AG of San Jose, Calif., and Micron Technology, Inc. of Boise, Id. Persons skilled in the art can select appropriate memory devices **30** in accordance with certain embodiments described herein.

In certain embodiments, the plurality of memory devices **30** are arranged in a first number of ranks. For example, in certain embodiments, the memory devices **30** are arranged in four ranks, as schematically illustrated by FIG. **1**A. In other embodiments, the memory devices **30** are arranged in two ranks, as schematically illustrated by FIG. **1**B. Other numbers of ranks of the memory devices **30** are also compatible with embodiments described herein.

In certain embodiments, the logic element **40** comprises a programmable-logic device (PLD), an application-specific integrated circuit (ASIC), a field-programmable gate array (FPGA), a custom-designed semiconductor device, or a complex programmable-logic device (CPLD). In certain embodiments, the logic element **40** is a custom device. Sources of logic elements **40** compatible with embodiments described herein include, but are not limited to, Lattice Semiconductor Corporation of Hillsboro, Oreg., Altera Corporation of San Jose, Calif., and Xilinx Incorporated of San Jose, Calif. In certain embodiments, the logic element **40** comprises various discrete electrical elements, while in certain other embodiments, the logic element **40** comprises one or more integrated circuits. Persons skilled in the art can select an appropriate logic element **40** in accordance with certain embodiments described herein.

As schematically illustrated by FIGS. **1**A and **1**B, in certain embodiments, the logic element **40** receives a set of input control signals, which includes address signals (e.g., bank address signals, row address signals, column address signals, gated column address strobe signals, chip-select

signals) and command signals (e.g., refresh, precharge) from the computer system. In response to the set of input control signals, the logic element **40** generates a set of output control signals which includes address signals and command signals.

In certain embodiments, the set of output control signals corresponds to a first number of ranks in which the plurality of memory devices **30** of the memory module **10** are arranged, and the set of input control signals corresponds to a second number of ranks per memory module for which the computer system is configured. The second number of ranks in certain embodiments is smaller than the first number of ranks. For example, in the exemplary embodiment as schematically illustrated by FIG. **1**A, the first number of ranks is four while the second number of ranks is two. In the exemplary embodiment of FIG. **1**B, the first number of ranks is two while the second number of ranks is one. Thus, in certain embodiments, even though the memory module **10** actually has the first number of ranks of memory devices **30**, the memory module **10** simulates a virtual memory module by operating as having the second number of ranks of memory devices **30**. In certain embodiments, the memory module **10** simulates a virtual memory module when the number of memory devices **30** of the memory module **10** is larger than the number of memory devices **30** per memory module for which the computer system is configured to utilize.

In certain embodiments, the computer system is configured for a number of ranks per memory module which is smaller than the number of ranks in which the memory devices **30** of the memory module **10** are arranged. In certain such embodiments, the computer system is configured for two ranks of memory per memory module (providing two chip-select signals CS_0, CS_1) and the plurality of memory modules **30** of the memory module **10** are arranged in four ranks, as schematically illustrated by FIG. **1**A. In certain other such embodiments, the computer system is configured for one rank of memory per memory module (providing one chip-select signal CS_0) and the plurality of memory modules **30** of the memory module **10** are arranged in two ranks, as schematically illustrated by FIG. **1**B.

In the exemplary embodiment schematically illustrated by FIG. **1**A, the memory module **10** has four ranks of memory devices **30** and the computer system is configured for two ranks of memory devices per memory module. The memory module **10** receives row/column address signals or signal bits (A_0-A_{n+1}), bank address signals (BA_0-BA_m), chip-select signals (CS_0 and CS_1), and command signals (e.g., refresh, precharge, etc.) from the computer system. The A_0-A_n row/column address signals are received by the register **60**, which buffers these address signals and sends these address signals to the appropriate ranks of memory devices **30**. The logic element **40** receives the two chip-select signals (CS_0, CS_1) and one row/column address signal (A_{n+1}) from the computer system. Both the logic element **40** and the register **60** receive the bank address signals (BA_0-BA_m) and at least one command signal (e.g., refresh, precharge, etc.) from the computer system.

Logic Tables

Table 1 provides a logic table compatible with certain embodiments described herein for the selection among ranks of memory devices **30** using chip-select signals.

TABLE 1

State	CS_0	CS_1	A_{n+1}	Command	CS_{0A}	CS_{0B}	CS_{1A}	CS_{1B}
1	0	1	0	Active	0	1	1	1
2	0	1	1	Active	1	0	1	1
3	0	1	x	Active	0	0	1	1
4	1	0	0	Active	1	1	0	1
5	1	0	1	Active	1	1	1	0
6	1	0	x	Active	1	1	0	0
7	1	1	x	x	1	1	1	1

Note:

1. Cs_0, CS_1, CS_{0A}, CS_{0B}, CS_{1A}, and CS_{1B} are active low signals.
2. A_{n+1} is an active high signal.
3. 'x' is a Don't Care condition.
4. Command involves a number of command signals that define operations such as refresh, precharge, and other operations.

In Logic State 1: CS_0 is active low, A_{n+1} is non-active, and Command is active. CS_{0A} is pulled low, thereby selecting Rank 0.

In Logic State 2: CS_0 is active low, A_{n+1} is active, and Command is active. CS_{0B} is pulled low, thereby selecting Rank 1.

In Logic State 3: CS_0 is active low, A_{n+1} is Don't Care, and Command is active high. CS_{0A} and CS_{0B} are pulled low, thereby selecting Ranks 0 and 1.

In Logic State 4: CS_1 is active low, A_{n+1} is non-active, and Command is active. CS_{1A} is pulled low, thereby selecting Rank 2.

In Logic State 5: CS_1 is active low, A_{n+1} is active, and Command is active. CS_{1B} is pulled low, thereby selecting Rank 3.

In Logic State 6: CS_1 is active low, A_{n+1} is Don't Care, and Command is active. CS_{1A} and CS_{1B} are pulled low, thereby selecting Ranks 2 and 3.

In Logic State 7: CS_0 and CS_1 are pulled non-active high, which deselects all ranks, i.e., CS_{0A}, CS_{0B}, CS_{1A}, and CS_{1B} are pulled high.

The "Command" column of Table 1 represents the various commands that a memory device (e.g., a DRAM device) can execute, examples of which include, but are not limited to, activation, read, write, precharge, and refresh. In certain embodiments, the command signal is passed through to the selected rank only (e.g., state 4 of Table 1). In such embodiments, the command signal (e.g., read) is sent to only one memory device or the other memory device so that data is supplied from one memory device at a time. In other embodiments, the command signal is passed through to both associated ranks (e.g., state 6 of Table 1). In such embodiments, the command signal (e.g., refresh) is sent to both memory devices to ensure that the memory content of the memory devices remains valid over time. Certain embodiments utilize a logic table such as that of Table 1 to simulate a single memory device from two memory devices by selecting two ranks concurrently.

Table 2 provides a logic table compatible with certain embodiments described herein for the selection among ranks of memory devices **30** using gated CAS signals.

TABLE 2

CS*	RAS*	CAS*	WE*	Density Bit	A_{10}	Command	CAS0*	CAS1*
1	x	x	x	x	x	NOP	x	x
0	1	1	1	x	x	NOP	1	1
0	0	1	1	0	x	ACTIVATE	1	1
0	0	1	1	1	x	ACTIVATE	1	1
0	1	0	1	0	x	READ	0	1
0	1	0	1	1	x	READ	1	0
0	1	0	0	0	x	WRITE	0	1
0	1	0	0	1	x	WRITE	1	0
0	0	1	0	0	0	PRECHARGE	1	1
0	0	1	0	1	0	PRECHARGE	1	1
0	0	1	0	x	1	PRECHARGE	1	1
0	0	0	0	x	x	MODE REG SET	0	0
0	0	0	1	x	x	REFRESH	0	0

In certain embodiments in which the density bit is a row address bit, for read/write commands, the density bit is the value latched during the activate command for the selected bank.

Serial-Presence-Detect Device

Memory modules typically include a serial-presence detect (SPD) device **70** (e.g., an electrically-erasable-programmable read-only memory or EEPROM device) comprising data which characterize various attributes of the memory module, including but not limited to, the number of row addresses the number of column addresses, the data width of the memory devices, the number of ranks, the memory density per rank, the number of memory devices, and the memory density per memory device. The SPD device **70** communicates this data to the basic input/output system (BIOS) of the computer system so that the computer system is informed of the memory capacity and the memory configuration available for use and can configure the memory controller properly for maximum reliability and performance.

For example, for a commercially-available 512-MB (64M×8-byte) memory module utilizing eight 512-Mb memory devices each with a 64M×8-bit configuration, the SPD device contains the following SPD data (in appropriate bit fields of these bytes):

- Byte **3**: Defines the number of row address bits in the DRAM device in the memory module [13 for the 512-Mb memory device].
- Byte **4**: Defines the number of column address bits in the DRAM device in the memory module [11 for the 512-Mb memory device].
- Byte **13**: Defines the bit width of the primary DRAM device used in the memory module [8 bits for the 512-Mb (64M×8-bit) memory device].
- Byte **14**: Defines the bit width of the error checking DRAM device used in the memory module [8 bits for the 512-Mb (64M×8-bit) memory device].
- Byte **17**: Defines the number of banks internal to the DRAM device used in the memory module [4 for the 512-Mb memory device].

In a further example, for a commercially-available 1-GB (128M×8-byte) memory module utilizing eight 1-Gb memory devices each with a 128M×8-bit configuration, as described above, the SPD device contains the following SPD data (in appropriate bit fields of these bytes):

- Byte **3**: Defines the number of row address bits in the DRAM device in the memory module [14 for the 1-Gb memory device].
- Byte **4**: Defines the number of column address bits in the DRAM device in the memory module [11 for the 1-Gb memory device].
- Byte **13**: Defines the bit width of the primary DRAM device used in the memory module [8 bits for the 1-Gb (128M×8-bit) memory device].
- Byte **14**: Defines the bit width of the error checking DRAM device used in the memory module [8 bits for the 1-Gb (128M×8-bit) memory device].
- Byte **17**: Defines the number of banks internal to the DRAM device used in the memory module [4 for the 1-Gb memory device].

In certain embodiments, the SPD device **70** comprises data which characterize the memory module **10** as having fewer ranks of memory devices than the memory module **10** actually has, with each of these ranks having more memory density. For example, for a memory module **10** compatible with certain embodiments described herein having two ranks of memory devices **30**, the SPD device **70** comprises data which characterizes the memory module **10** as having one rank of memory devices with twice the memory density per rank. Similarly, for a memory module **10** compatible with certain embodiments described herein having four ranks of memory devices **30**, the SPD device **70** comprises data which characterizes the memory module **10** as having two ranks of memory devices with twice the memory density per rank. In addition, in certain embodiments, the SPD device **70** comprises data which characterize the memory module **10** as having fewer memory devices than the memory module **10** actually has, with each of these memory devices having more memory density per memory device. For example, for a memory module **10** compatible with certain embodiments described herein, the SPD device **70** comprises data which characterizes the memory module **10** as having one-half the number of memory devices that the memory module **10** actually has, with each of these memory devices having twice the memory density per memory device.

FIG. **1C** schematically illustrates an exemplary memory module **10** in accordance with certain embodiments described herein. The memory module **10** comprises a pair of substantially identical memory devices **31**, **33**. Each memory device **31**, **33** has a first bit width, a first number of banks of memory locations, a first number of rows of memory locations, and a first number of columns of memory locations. The memory module **10** further comprises an SPD device **70** comprising data that characterizes the pair of memory devices **31**, **33**. The data characterize the pair of memory devices **31**, **33** as a virtual memory device having a second bit width equal to twice the first bit width, a second

number of banks of memory locations equal to the first number of banks, a second number of rows of memory locations equal to the first number of rows, and a second number of columns of memory locations equal to the first number of columns.

In certain such embodiments, the SPD device **70** of the memory module **10** is programmed to describe the combined pair of lower-density memory devices **31**, **33** as one virtual or pseudo-higher-density memory device. In an exemplary embodiment, two 512-Mb memory devices, each with a 128M×4-bit configuration, are used to simulate one 1-Gb memory device having a 128M×8-bit configuration. The SPD device **70** of the memory module **10** is programmed to describe the pair of 512-Mb memory devices as one virtual or pseudo-1-Gb memory device.

For example, to fabricate a 1-GB (128M×8-byte) memory module, sixteen 512-Mb (128M×4-bit) memory devices can be used. The sixteen 512-Mb (128M×4-bit) memory devices are combined in eight pairs, with each pair serving as a virtual or pseudo-1-Gb (128M×8-bit) memory device. In certain such embodiments, the SPD device **70** contains the following SPD data (in appropriate bit fields of these bytes):

Byte **3**: 13 row address bits.

Byte **4**: 12 column address bits.

Byte **13**: 8 bits wide for the primary virtual 1-Gb (128M× 8-bit) memory device.

Byte **14**: 8 bits wide for the error checking virtual 1-Gb (128M×8-bit) memory device.

Byte **17**: 4 banks.

In this exemplary embodiment, bytes **3**, **4**, and **17** are programmed to have the same values as they would have for a 512-MB (128M×4-byte) memory module utilizing 512-Mb (128M×4-bit) memory devices. However, bytes **13** and **14** of the SPD data are programmed to be equal to 8, corresponding to the bit width of the virtual or pseudo-higher-density 1-Gb (128M×8-bit) memory device, for a total capacity of 1-GB. Thus, the SPD data does not describe the actual-lower-density memory devices, but instead describes the virtual or pseudo-higher-density memory devices. The BIOS accesses the SPD data and recognizes the memory module as having 4 banks of memory locations arranged in 2^{13} rows and 2^{12} columns, with each memory location having a width of 8 bits rather than 4 bits.

In certain embodiments, when such a memory module **10** is inserted in a computer system, the computer system's memory controller then provides to the memory module **10** a set of input control signals which correspond to the number of ranks or the number of memory devices reported by the SPD device **70**. For example, placing a two-rank memory module **10** compatible with certain embodiments described herein in a computer system compatible with one-rank memory modules, the SPD device **70** reports to the computer system that the memory module **10** only has one rank. The logic element **40** then receives a set of input control signals corresponding to a single rank from the computer system's memory controller, and generates and transmits a set of output control signals corresponding to two ranks to the appropriate memory devices **30** of the memory module **10**. Similarly, when a two-rank memory module **10** compatible with certain embodiments described herein is placed in a computer system compatible with either one- or two-rank memory modules, the SPD device **70** reports to the computer system that the memory module **10** only has one rank. The logic element **40** then receives a set of input control signals corresponding to a single rank from the computer system's memory controller, and generates and transmits a set of output control signals corresponding to two ranks to the appropriate memory devices **30** of the memory module **10**. Furthermore, a four-rank memory module **10** compatible with certain embodiments described herein simulates a two-rank memory module whether the memory module **10** is inserted in a computer system compatible with two-rank memory modules or with two- or four-rank memory modules. Thus, by placing a four-rank memory module **10** compatible with certain embodiments described herein in a module slot that is four-rank-ready, the computer system provides four chip-select signals, but the memory module **10** only uses two of the chip-select signals.

Memory Density Multiplication

In certain embodiments, two memory devices having a memory density are used to simulate a single memory device having twice the memory density, and an additional address signal bit is used to access the additional memory. Similarly, in certain embodiments, two ranks of memory devices having a memory density are used to simulate a single rank of memory devices having twice the memory density, and an additional address signal bit is used to access the additional memory. As used herein, such simulations of memory devices or ranks of memory devices are termed as "memory density multiplication," and the term "density transition bit" is used to refer to the additional address signal bit which is used to access the additional memory.

In certain embodiments utilizing memory density multiplication embodiments, the memory module **10** can have various types of memory devices **30** (e.g., DDR1, DDR2, DDR3, and beyond). The logic element **40** of certain such embodiments utilizes implied translation logic equations having variations depending on whether the density transition bit is a row, column, or internal bank address bit. In addition, the translation logic equations of certain embodiments vary depending on the type of memory module **10** (e.g., UDIMM, RDIMM, FBDIMM, etc.). Furthermore, in certain embodiments, the translation logic equations vary depending on whether the implementation multiplies memory devices per rank or multiplies the number of ranks per memory module.

Table 3A provides the numbers of rows and columns for DDR-1 memory devices, as specified by JEDEC standard JESD79D, "Double Data Rate (DDR) SDRAM Specification," published February 2004, and incorporated in its entirety by reference herein.

TABLE 3A

	128-Mb	256-Mb	512-Mb	1-Gb
Number of banks	4	4	4	4
Number of row address bits	12	13	13	14
Number of column address bits for "×4" configuration	11	11	12	12
Number of column address bits for "×8" configuration	10	10	11	11
Number of column address bits for "×16" configuration	9	9	10	10

As described by Table 3A, 512-Mb (128M×4-bit) DRAM devices have 2^{13} rows and 2^{12} columns of memory locations, while 1-Gb (128M×8-bit) DRAM devices have 2^{14} rows and 2^{11} columns of memory locations. Because of the differences in the number of rows and the number of columns for the two types of memory devices, complex address translation procedures and structures would typically be needed to fabricate a 1-GB (128M×8-byte) memory module using sixteen 512-Mb (128M×4-bit) DRAM devices.

Table 3B shows the device configurations as a function of memory density for DDR2 memory devices.

TABLE 3B

	Number of Rows	Number of Columns	Number of Internal Banks	Page Size (×4s or ×8s)
256 Mb	13	10	4	1 KB
512 Mb	14	10	4	1 KB
1 Gb	14	10	8	1 KB
2 Gb	15	10	8	1 KB
4 Gb	to be determined	to be determined	8	1 KB

Table 4 lists the corresponding density transition bit for the density transitions between the DDR2 memory densities of Table 3B.

TABLE 4

Density Transition	Density Transition Bit
256 Mb to 512 Mb	A_{13}
512 Mb to 1 Gb	BA_2
1 Gb to 2 Gb	A_{14}
2 Gb to 4 Gb	to be determined

Because the standard memory configuration of 4-Gb DDR2 SDRAM modules is not yet determined by the appropriate standards-setting organization, Tables 3B and 4 have "to be determined" in the appropriate table entries.

In certain embodiments, the logic translation equations are programmed in the logic element **40** by hardware, while in certain other embodiments, the logic translation equations are programmed in the logic element **40** by software. Examples 1 and 2 provide exemplary sections of Verilog code compatible with certain embodiments described herein. As described more fully below, the code of Examples 1 and 2 includes logic to reduce potential problems due to "back-to-back adjacent read commands which cross memory device boundaries or "BBARX." Persons skilled in the art are able to provide additional logic translation equations compatible with embodiments described herein.

An exemplary section of Verilog code compatible with memory density multiplication from 512 Mb to 1 Gb using DDR2 memory devices with the BA_2 density transition bit is listed below in Example 1. The exemplary code of Example 1 corresponds to a logic element **40** which receives one chip-select signal from the computer system and which generates two chip-select signals.

EXAMPLE 1

```
always @(posedge clk_in)
  begin
    rs0N_R <= rs0_in_N;       // cs0
    rasN_R <= ras_in_N;
    casN_R <= cas_in_N;
    weN_R <= we_in_N;
  end
// Gated Chip Selects
assign    pcs0a_1 = (~rs0_in_N & ~ras_in_N & ~cas_in_N)                          // ref,md reg set
          | (~rs0_in_N & ras_in_N & cas_in_N)                                    // ref exit, pwr dn
          | (~rs0_in_N & ~ras_in_N & cas_in_N & ~we_in_N & a10_in)       // pchg all
          | (~rs0_in_N & ~ras_in_N & cas_in_N & ~we_in_N & ~a10_in & ~ba2_in)// pchg single bnk
          | (~rs0_in_N & ~ras_in_N & cas_in_N & we_in_N       & ~ba2_in) // activate
          | (~rs0_in_N & ras_in_N & ~cas_in_N       & ~ba2_in)           // xfr
          ;
assign    pcs0b_1 = (~rs0_in_N & ~ras_in_N & ~cas_in_N)                          // ref,md reg set
          | (~rs0_in_N & ras_in_N & cas_in_N)                                    // ref exit, pwr dn
          | (~rs0_in_N & ~ras_in_N & cas_in_N & ~we_in_N & a10_in)       // pchg all
          | (~rs0_in_N & ~ras_in_N & cas_in_N & ~we_in_N & ~a10_in & ba2_in)// pchg single bnk
          | (~rs0_in_N & ~ras_in_N & cas_in_N & we_in_N       & ba2_in)  // activate
          | (~rs0_in_N & ras_in_N & ~cas_in_N       & ba2_in)            // xfr
          ;
//-------------------------------------
 always @(posedge_clk_in)
  begin
    a4_r <= a4_in ;
    a5_r <= a5_in ;
    a6_r <= a6_in ;
    a10_r <= a10_in ;
    ba0_r <= ba0_in ;
    ba1_r <= ba1_in ;
    ba2_r <= ba2_in ;
    q_mrs_cmd_cyc1 <= q_mrs_cmd ;
  end
////////////////////////////////////////////////////////////////////////
// determine the cas latency
////////////////////////////////////////////////////////////////////////
assign q_mrs_cmd_r = (!rasN_R & !casN_R & !weN_R)
    & !rs0N_R
```

-continued

```
    & (!ba0_r & !ba1_r)
    ;       // md reg set cmd
 always @(posedge clk_in)
  if (~reset_N)        // lmr
    cl3 <= 1 'b1 ;
  else if (q_mrs_cmd_cyc1)        // load mode reg cmd
  begin
    cl3 <= (~a6_r & a5_r & a4_r ) ;
  end
 always @(posedge clk_in)
  if (~reset_N)        // reset
    cl2 <= 1 'b0 ;
  else if (q_mrs_cmd_cyc1)        // load mode reg cmd
  begin
    cl2 <= (~a6_r & a5_r & ~a4_r ) ;
  end
always @(posedge clk_in)
  if (~reset_N)        // reset
    cl4 <= 1 'b0 ;
  else if (q_mrs_cmd_cyc1)        // load mode reg cmd
  begin
    cl4 <= (a6_r & ~a5_r & ~a4_r ) ;
  end
always @(posedge clk_in)
  if (~reset_N)        cl5 <= 1 'b0 ;
  else if (q_mrs_cmd_cyc1)        // load mode reg cmd
  begin
    cl5 <= (a6_r & ~a5_r & a4_r ) ;
  end
assign    pre_cyc2_enfet = (wr_cmd_cyc1 & acs_cyc1 & cl3)   // wr brst cl3 preamble
          ;
assign    pre_cyc3_enfet = (rd_cmd_cyc2 & cl3)              // rd brst cl3 preamble
          | (wr_cmd_cyc2 & cl3)                             // wr brst cl3 1st pair
          | (wr_cmd_cyc2 & cl4)                             // wr brst cl4 preamble
          ;
assign    pre_cyc4_enfet = (wr_cmd_cyc3 & cl3)              // wr brst cl3 2nd pair
          | (wr_cmd_cyc3 & cl4)                             // wr brst cl4 1st pair
          | (rd_cmd_cyc3 & cl3)                             // rd brst cl3 1st pair
          | (rd_cmd_cyc3 & cl4)                             // rd brst cl4 preamble
          ;
assign    pre_cyc5_enfet = (rd_cmd_cyc4 & cl3)              // rd brst cl3 2nd pair
          | (wr_cmd_cyc4 & cl4)                             // wr brst cl4 2nd pair
          | (rd_cmd_cyc4 & cl4)                             // rd brst cl4 1st pair
          ;
// dq
assign    pre_dq_cyc = pre_cyc2_enfet
          | pre_cyc3_enfet
          | pre_cyc4_enfet
          | pre_cyc5_enfet
          ;
assign    pre_dq_ncyc = enfet_cyc2
          | enfet_cyc3
          | enfet_cyc4
          | enfet_cyc5
          ;
// dqs
assign    pre_dqsa_cyc = (pre_cyc2_enfet & ~ba2_r)
          | (pre_cyc3_enfet & ~ba2_cyc2)
          | (pre_cyc4_enfet & ~ba2_cyc3)
          | (pre_cyc5_enfet & ~ba2_cyc4)
          ;
assign    pre_dqsb_cyc = (pre_cyc2_enfet & ba2_r)
          | (pre_cyc3_enfet & ba2_cyc2)
          | (pre_cyc4_enfet & ba2_cyc3)
          | (pre_cyc5_enfet & ba2_cyc4)
          ;
assign    pre_dqsa_ncyc = (enfet_cyc2 & ~ba2_cyc2)
          | (enfet_cyc3 & ~ba2_cyc3)
          | (enfet_cyc4 & ~ba2_cyc4)
          | (enfet_cyc5 & ~ba2_cyc5)
          ;
assign    pre_dqsb_ncyc = (enfet_cyc2 & ba2_cyc2)
          | (enfet_cyc3 & ba2_cyc3)
          | (enfet_cyc4 & ba2_cyc4)
          | (enfet_cyc5 & ba2_cyc5)
          ;
always @(posedge clk_in)
  begin
    acs_cyc2 <= acs_cyc1 ;        // cs active
```

-continued

```
    ba2_cyc2 <= ba2_r ;
    ba2_cyc3 <= ba2_cyc2 ;
    ba2_cyc4 <= ba2_cyc3 ;
    ba2_cyc5 <= ba2_cyc4 ;
    rd_cmd_cyc2 <= rd_cmd_cyc1 & acs_cyc1;
    rd_cmd_cyc3 <= rd_cmd_cyc2 ;
    rd_cmd_cyc4 <= rd_cmd_cyc3 ;
    rd_cmd_cyc5 <= rd_cmd_cyc4 ;
    rd_cmd_cyc6 <= rd_cmd_cyc5 ;
    rd_cmd_cyc7 <= rd_cmd_cyc6 ;
    wr_cmd_cyc2 <= wr_cmd_cyc1 & acs_cyc1;
    wr_cmd_cyc3 <= wr_cmd_cyc2 ;
    wr_cmd_cyc4 <= wr_cmd_cyc3 ;
    wr_cmd_cyc5 <= wr_cmd_cyc4 ;
  end
 always @(negedge clk_in)
  begin
    dq_ncyc <= dq_cyc;
    dqs_ncyc_a <= dqs_cyc_a;
    dqs_ncyc_b <= dqs_cyc_b;
  end
// DQ FET enables
assign      enq_fet1 = dq_cyc | dq_ncyc              ;
assign      enq_fet2 = dq_cyc | dq_ncyc ;
assign      enq_fet3 = dq_cyc | dq_ncyc              ;
assign        enq_fet4 = dq_cyc | dq_ncyc ;
assign        enq_fet5 = dq_cyc | dq_ncyc ;
// DQS FET enables
assign        ens_fet1a = dqs_cyc_a | dqs_ncyc_a   ;
assign        ens_fet2a = dqs_cyc_a | dqs_ncyc_a   ;
assign        ens_fet3a = dqs_cyc_a | dqs_ncyc_a   ;
assign        ens_fet1b = dqs_cyc_b | dqs_ncyc_b   ;
assign        ens_fet2b = dqs_cyc_b | dqs_ncyc_b   ;
assign        ens_fet3b = dqs_cyc_b | dqs_ncyc_b   ;
```

Another exemplary section of Verilog code compatible with memory density multiplication from 256 Mb to 512 Mb using DDR2 memory devices and gated CAS signals with the row A_{13} density transition bit is listed below in Example 2. The exemplary code of Example 2 corresponds to a logic element **40** which receives one gated CAS signal from the computer system and which generates two gated CAS signals.

EXAMPLE 2

```
// latched a13 flags cs0, banks 0-3
 always @(posedge clk_in)
  if (actv_cmd_R & ~rs0N_R & ~bnk1_R & ~bnk0_R) // activate
  begin
        l_a13_00 <= a13_r ;
  end
 always @(posedge clk_in)
  if (actv_cmd_R & ~rs0N_R & ~bnk1_R & bnk0_R) // activate
  begin
        l_a13_01 <= a13_r ;
  end
 always @(posedge clk_in)
  if (actv_cmd_R & ~rs0N_R & bnk1_R & ~bnk0_R) // activate
  begin
        l_a13_10 <= a13_r ;
  end
 always @(posedge clk_in)
  if (actv_cmd_R & ~rs0N_R & bnk1_R & bnk0_R) // activate
  begin
        l_a13_11 <= a13_r ;
  end
// gated cas
assign cas_i = ~(casN_R);
assign cas0_o = ( ~rasN_R & cas_i)
```

-continued

```
          | ( rasN_R & ~l_a13_00 & ~bnk1_R & ~bnk0_R & cas_i)
          | ( rasN_R & ~l_a13_01 & ~bnk1_R & bnk0_R & cas_i)
          | ( rasN_R & ~l_a13_10 & bnk1_R & ~bnk0_R & cas_i)
          | ( rasN_R & ~l_a13_11 & bnk1_R & bnk0_R & cas_i)
          ;
assign cas1_o = ( ~rasN_R & cas_i)
          | ( rasN_R & l_a13_00       & ~bnk1_R & ~bnk0_R & cas_i)
          | ( rasN_R & l_a13_01       & ~bnk1_R & bnk0_R & cas_i)
          | ( rasN_R & l_a13_10       & bnk1_R & ~bnk0_R & cas_i)
          | (rasN_R & l_a13_11        & bnk1_R & bnk0_R & cas_i)
          ;
assign    pcas_0_N = ~cas0_o;
assign    pcas_1_N = ~cas1_o;
assign    rd0_o_R1 = rasN_R & cas0_o & weN_R & ~rs0N_R; // rnk0 rd cmd cyc
assign    rd1_o_R1 = rasN_R & cas1_o & weN_R & ~rs0N_R; // rnk1 rd cmd cyc
assign    wr0_o_R1 = rasN_R & cas0_o & ~weN_R & ~rs0N_R; // rnk0 wr cmd cyc
assign    wr1_o_R1 = rasN_R & cas1_o & ~weN_R & ~rs0N_R ; // rnk1 wr cmd cyc
 always @(posedge clk_in)
  begin
          rd0_o_R2 <= rd0_o_R1 ;
          rd0_o_R3 <= rd0_o_R2;
          rd0_o_R4 <= rd0_o_R3;
          rd0_o_R5 <= rd0_o_R4;
          rd1_o_R2 <= rd1_o_R1 ;
          rd1_o_R3 <= rd1_o_R2;
          rd1_o_R4 <= rd1_o_R3;
          rd1_o_R5 <= rd1_o_R4;
          wr0_o_R2 <= wr0_o_R1 ;
          wr0_o_R3 <= wr0_o_R2;
          wr0_o_R4 <= wr0_o_R3;
          wr1_o_R2 <= wr1_o_R1 ;
          wr1_o_R3 <= wr1_o_R2;
          wr1_o_R4 <= wr1_o_R3;
  end
 always @(posedge clk_in)
  begin
  if (
       (rd0_o_R2 & ~rd1_o_R4)                                  // pre-am rd if no ped on rnk 1
   | rd0_o_R3                                                  // 1st cyc of rd brst
   | rd0_o_R4                                                  // 2nd cyc of rd brst
   | (rd0_o_R5 & ~rd1_o_R2 & ~rd1_o_R3)                        // post-rd cyc if no ped on rnk 1
   | (wr0_o_R1)                                                // pre-am wr
   | wr0_o_R2 | wr0_o_R3                                       // wr brst 1st & 2nd cyc
   | (wr0_o_R4)                                                // post-wr cyc (chgef9)
   | wr1_o_R1 | wr1_o_R2 | wr1_o_R3 | wr1_o_R4 // rank 1 (chgef9)
   )
              en_fet_a <= 1 'b1;                               // enable fet
  else
              en_fet_a <= 1 'b0;                               // disable fet
  end
 always @(posedge clk_in)
          begin
          if (
            (rd1_o_R2 & ~rd0_o_R4)
          | rd1_o_R3
          | rd1_o_R4
          | (rd1_o_R5 & ~rd0_o_R2 & ~rd0_o_R3)
       | (wr1_o_R1)                                            // (chgef8)
       | wr1_o_R2 | wr1_o_R3
       | (wr1_o_R4)                                            // post-wr cyc (chgef9)
       | wr0_o_R1 | wr0_o_R2 | wr0_o_R3 | wr0_o_R4    // rank 0 (chgef9)
          )
              en_fet_b <= 1 'b1;                               //
          else
              en_fet_b <= 1 'b0;
          end
```

FIG. **2**A schematically illustrates an exemplary memory module **10** which doubles the rank density in accordance with certain embodiments described herein. The memory module **10** has a first memory capacity. The memory module **10** comprises a plurality of substantially identical memory devices **30** configured as a first rank **32** and a second rank **34**. In certain embodiments, the memory devices **30** of the first rank **32** are configured in pairs, and the memory devices **30** of the second rank **34** are also configured in pairs. In certain embodiments, the memory devices **30** of the first rank **32** are configured with their respective DQS pins tied together and the memory devices **30** of the second rank **34** are configured with their respective DQS pins tied together, as described more fully below. The memory module **10** further comprises a logic element **40** which receives a first set of address and control signals from a memory controller (not shown) of the computer system. The first set of address and control signals is compatible with a second memory capacity substantially

equal to one-half of the first memory capacity. The logic element **40** translates the first set of address and control signals into a second set of address and control signals which is compatible with the first memory capacity of the memory module **10** and which is transmitted to the first rank **32** and the second rank **34**.

The first rank **32** of FIG. **2**A has 18 memory devices **30** and the second rank **34** of FIG. **2**A has 18 memory devices **30**. Other numbers of memory devices **30** in each of the ranks **32**, **34** are also compatible with embodiments described herein.

In the embodiment schematically illustrated by FIG. **2**A, the memory module **10** has a width of 8 bytes (or 64 bits) and each of the memory devices **30** of FIG. **2**A has a bit width of 4 bits. The 4-bit-wide ("×4") memory devices **30** of FIG. **2**A have one-half the width, but twice the depth of 8-bit-wide ("×8") memory devices. Thus, each pair of "×4" memory devices **30** has the same density as a single "×8" memory device, and pairs of "×4" memory devices **30** can be used instead of individual "×8" memory devices to provide the memory density of the memory module **10**. For example, a pair of 512-Mb 128M×4-bit memory devices has the same memory density as a 1-Gb 128M×8-bit memory device.

For two "×4" memory devices **30** to work in tandem to mimic a "×8" memory device, the relative DQS pins of the two memory devices **30** in certain embodiments are advantageously tied together, as described more fully below. In addition, to access the memory density of a high-density memory module **10** comprising pairs of "×4" memory devices **30**, an additional address line is used. While a high-density memory module comprising individual "×8" memory devices with the next-higher density would also utilize an additional address line, the additional address lines are different in the two memory module configurations.

For example, a 1-Gb 128M×8-bit DDR-1 DRAM memory device uses row addresses A_{13}-A_0 and column addresses A_{11} and A_0-A_0. A pair of 512-Mb 128M×4-bit DDR-1 DRAM memory devices uses row addresses A_{12}-A_0 and column addresses A_{12}, A_{11}, and A_9-A_0. In certain embodiments, a memory controller of a computer system utilizing a 1-GB 128M×8 memory module **10** comprising pairs of the 512-Mb 128M×4 memory devices **30** supplies the address and control signals including the extra row address (A_{13}) to the memory module **10**. The logic element **40** receives the address and control signals from the memory controller and converts the extra row address (A_{13}) into an extra column address (A_{12}).

FIG. **2**B schematically illustrates an exemplary logic element **40** compatible with embodiments described herein. The logic element **40** is used for a memory module **10** comprising pairs of "×4" memory devices **30** which mimic individual "×8" memory devices. In certain embodiments, each pair has the respective DQS pins of the memory devices **30** tied together. In certain embodiments, as schematically illustrated by FIG. **2**B, the logic element **40** comprises a programmable-logic device (PLD) **42**, a first multiplexer **44** electrically coupled to the first rank **32** of memory devices **30**, and a second multiplexer **46** electrically coupled to the second rank **34** of memory devices **30**. In certain embodiments, the PLD **42** and the first and second multiplexers **44**, **46** are discrete elements, while in, other certain embodiments, they are integrated within a single integrated circuit. Persons skilled in the art can select an appropriate PLD **42**, first multiplexer **44**, and second multiplexer **46** in accordance with embodiments described herein.

In the exemplary logic element **40** of FIG. **2**B, during a row access procedure (CAS is high), the first multiplexer **44** passes the A_{12} address through to the first rank **32**, the second multiplexer **46** passes the A_{12} address through to the second rank **34**, and the PLD **42** saves or latches the A_{13} address from the memory controller. In certain embodiments, a copy of the A_{13} address is saved by the PLD **42** for each of the internal banks (e.g., 4 internal banks) per memory device **30**. During a subsequent column access procedure (CAS is low), the first multiplexer **44** passes the previously-saved A_{13} address through to the first rank **32** as the A_{12} address and the second multiplexer **46** passes the previously-saved A_{13} address through to the second rank **34** as the A_{12} address. The first rank **32** and the second rank **34** thus interpret the previously-saved A_{13} row address as the current A_{12} column address. In this way, in certain embodiments, the logic element **40** translates the extra row address into an extra column address in accordance with certain embodiments described herein.

Thus, by allowing two lower-density memory devices to be used rather than one higher-density memory device, certain embodiments described herein provide the advantage of using lower-cost, lower-density memory devices to build "next-generation" higher-density memory modules. Certain embodiments advantageously allow the use of lower-cost readily-available 512-Mb DDR-2 SDRAM devices to replace more expensive 1-Gb DDR-2 SDRAM devices. Certain embodiments advantageously reduce the total cost of the resultant memory module.

FIG. **3**A schematically illustrates an exemplary memory module **10** which doubles number of ranks in accordance with certain embodiments described herein. The memory module **10** has a first plurality of memory locations with a first memory density. The memory module **10** comprises a plurality of substantially identical memory devices **30** configured as a first rank **32**, a second rank **34**, a third rank **36**, and a fourth rank **38**. The memory module **10** further comprises a logic element **40** which receives a first set of address and control signals from a memory controller (not shown). The first set of address and control signals is compatible with a second plurality of memory locations having a second memory density. The second memory density is substantially equal to one-half of the first memory density. The logic element **40** translates the first set of address and control signals into a second set of address and control signals which is compatible with the first plurality of memory locations of the memory module **10** and which is transmitted to the first rank **32**, the second rank **34**, the third rank **36**, and the fourth rank **38**.

Each rank **32**, **34**, **36**, **38** of FIG. **3**A has 9 memory devices **30**. Other numbers of memory devices **30** in each of the ranks **32**, **34**, **36**, **38** are also compatible with embodiments described herein.

In the embodiment schematically illustrated by FIG. **3**A, the memory module **10** has a width of 8 bytes (or 64 bits) and each of the memory devices **30** of FIG. **3**A has a bit width of 8 bits. Because the memory module **10** has twice the number of 8-bit-wide ("×8") memory devices **30** as does a standard 8-byte-wide memory module, the memory module **10** has twice the density as does a standard 8-byte-wide memory module. For example, a 1-GB 128M×8-byte memory module with 36 512-Mb 128M×8-bit memory devices (arranged in four ranks) has twice the memory density as a 512-Mb 128M×8-byte memory module with 18 512-Mb 128M×8-bit memory devices (arranged in two ranks).

To access the additional memory density of the high-density memory module **10**, the two chip-select signals (CS_0, CS_1) are used with other address and control signals to gate a set of four gated CAS signals. For example, to access the additional ranks of four-rank 1-GB 128M×8-byte DDR-1 DRAM memory module, the CS_0 and CS_1 signals along with the other address and control signals are used to gate the CAS signal appropriately, as schematically illustrated by FIG. **3**A. FIG. **3**B schematically illustrates an exemplary logic element **40** compatible with embodiments described herein. In certain embodiments, the logic element **40** comprises a programmable-logic device (PLD) **42** and four "OR" logic elements **52**, **54**, **56**, **58** electrically coupled to corresponding ranks **32**, **34**, **36**, **38** of memory devices **30**.

In certain embodiments, the PLD **42** comprises an ASIC, an FPGA, a custom-designed semiconductor device, or a CPLD. In certain embodiments, the PLD **42** and the four "OR" logic elements **52**, **54**, **56**, **58** are discrete elements, while in other certain embodiments, they are integrated within a single integrated circuit. Persons skilled in the art can select an appropriate PLD **42** and appropriate "OR" logic elements **52**, **54**, **56**, **58** in accordance with embodiments described herein.

In the embodiment schematically illustrated by FIG. **3**B, the PLD **42** transmits each of the four "enabled CAS" ($ENCAS_0a$, $ENCAS_0b$, $ENCAS_1a$, $ENCAS_1b$) signals to a corresponding one of the "OR" logic elements **52**, **54**, **56**, **58**. The CAS signal is also transmitted to each of the four "OR" logic elements **52**, **54**, **56**, **58**. The CAS signal and the "enabled CAS" signals are "low" true signals. By selectively activating each of the four "enabled CAS" signals which are inputted into the four "OR" logic elements **52**, **54**, **56**, **58**, the PLD **42** is able to select which of the four ranks **32**, **34**, **36**, **38** is active.

In certain embodiments, the PLD **42** uses sequential and combinatorial logic procedures to produce the gated CAS signals which are each transmitted to a corresponding one of the four ranks **32**, **34**, **36**, **38**. In certain other embodiments, the PLD **42** instead uses sequential and combinatorial logic procedures to produce four gated chip-select signals (e.g., CS_0a, CS_0b, CS_1a, and CS_1b) which are each transmitted to a corresponding one of the four ranks **32**, **34**, **36**, **38**.

Back-to-Back Adjacent Read Commands

Due to their source synchronous nature, DDR SDRAM (e.g., DDR1, DDR2, DDR3) memory devices operate with a data transfer protocol which surrounds each burst of data strobes with a pre-amble time interval and a post-amble time interval. The pre-amble time interval provides a timing window for the receiving memory device to enable its data capture circuitry when a known valid level is present on the strobe signal to avoid false triggers of the memory device's capture circuit. The post-amble time interval provides extra time after the last strobe for this data capture to facilitate good signal integrity. In certain embodiments, when the computer system accesses two consecutive bursts of data from the same memory device, termed herein as a "back-to-back adjacent read," the post-amble time interval of the first read command and the pre-amble time interval of the second read command are skipped by design protocol to increase read efficiency. FIG. **4**A shows an exemplary timing diagram of this "gapless" read burst for a back-to-back adjacent read condition from one memory device.

In certain embodiments, when the second read command accesses data from a different memory device than does the first read command, there is at least one time interval (e.g., clock cycle) inserted between the data strobes of the two memory devices. This inserted time interval allows both read data bursts to occur without the post-amble time interval of the first read data burst colliding or otherwise interfering with the pre-amble time interval of the second read data burst. In certain embodiments, the memory controller of the computer system inserts an extra clock cycle between successive read commands issued to different memory devices, as shown in the exemplary timing diagram of FIG. **4**B for successive read accesses from different memory devices.

In typical computer systems, the memory controller is informed of the memory boundaries between the ranks of memory of the memory module prior to issuing read commands to the memory module. Such memory controllers can insert wait time intervals or clock cycles to avoid collisions or interference between back-to-back adjacent read commands which cross memory device boundaries, which are referred to herein as "BBARX."

In certain embodiments described herein in which the number of ranks of the memory module is doubled or quadrupled, the logic element **40** generates a set of output control signals so that the selection decoding is transparent to the computer system. However, in certain such embodiments, there are memory device boundaries of which the computer system is unaware, so there are occasions in which BBARX occurs without the cognizance of the memory controller of the computer system. As shown in FIG. **5**, the last data strobe of memory device "a" collides with the pre-amble time interval of the data strobe of memory device "b," resulting in a "collision window."

FIG. **6**A schematically illustrates a circuit diagram of a conventional memory module **100** showing the interconnections between the DQ data signal lines **102** of the memory devices "a" and "b" (not shown) and their DQS data strobe signal lines **104**. In certain embodiments, the electrical signal lines are etched on the printed circuit board. As shown in FIG. **6**A, each of the memory devices has their DQ data signal lines **102** electrically coupled to a common DQ line **112** and the DQS data strobe signal lines **104** electrically coupled to a common DQS line **114**.

In certain embodiments, BBARX collisions are avoided by a mechanism which electrically isolates the DQS data strobe signal lines **104** of the memory devices from one another during the transition from the first read data burst of one rank of memory devices to the second read data burst of another rank of memory devices. FIG. **6**B schematically illustrates a circuit diagram of an exemplary memory module **10** comprising an isolation device **120** in accordance with certain embodiments described herein. As shown in FIG. **6**B, each of the memory devices **30** otherwise involved in a BBARX collision have their DQS data strobe signal lines **104** electrically coupled to the common DQS line **114** through the isolation element **120**. The isolation device **120** of certain embodiments multiplexes the DQS data strobe signal lines **104** of the two ranks of memory devices **30** from one another to avoid a BBARX collision.

In certain embodiments, as schematically illustrated by FIG. **6**B, the isolation device **120** comprises a first switch **122** electrically coupled to a first data strobe signal line (e.g., DQSa) of a first memory device (not shown) and a second switch **124** electrically coupled to a second data strobe signal line (e.g., DQSb) of a second memory device (not shown). Exemplary switches compatible with embodiments described herein include, but are not limited to field-effect transistor (FET) switches, such as the SN74AUC1G66 single bilateral analog switch available from Texas Instruments, Inc. of Dallas, Tex. In certain embodiments, the time

for switching the first switch **122** and the second switch **124** is between the two read data bursts (e.g., after the last DQS data strobe of the read data burst of the first memory device and before the first DQS data strobe of the read data burst of the second memory device). During the read data burst for a first memory device, the first switch **122** is enabled. After the last DQS data strobe of the first memory device and before the first DQS data strobe of the second memory device, the first switch **122** is disabled and the second switch **124** is enabled.

In certain embodiments, as schematically illustrated by FIG. **6**C, the isolation device **120** comprises a logic element **140** which multiplexes the DQS data strobe signal lines **104** from one another. Exemplary logic elements compatible with embodiments described herein include, but are not limited to multiplexers, such as the SN74AUC2G53 2:1 analog multiplexer/demultiplexer available from Texas Instruments, Inc. of Dallas, Tex. The logic element **140** receives a first DQS data strobe signal from the first memory device and a second DQS data strobe signal from a second memory device and selectively switches one of the first and second DQS data strobe signals to the common DQS data strobe signal line **114**. Persons skilled in the art can select other types of isolation devices **120** compatible with embodiments described herein.

In certain embodiments, as schematically illustrated by FIG. **6**D, the isolation device **120** also multiplexes the DQ data signal lines **102** of the two memory devices from one another. For example, in certain embodiments, the isolation device **120** comprises a pair of switches on the DQ data signal lines **102**, similar to the switches **122**, **124** on the DQS data strobe signal lines **104** schematically illustrated by FIG. **6**B. In certain other embodiments, the isolation device **120** comprises a logic element **150**, as schematically illustrated by FIG. **6**D. In certain embodiments, the same types of switches and/or logic elements are used for the DQ data signal lines **102** as for the DQS data strobe signal lines **104**. The logic element **150** receives a first DQ data signal from the first memory device and a second DQ data signal from the second memory device and selectively switches one of the first and second DQ data signals to the common DQ data signal line **112**. Persons skilled in the art can select other types of isolation devices **120** compatible with embodiments described herein.

In certain embodiments, the isolation device **120** advantageously adds propagation delays to the DQ data signals which match the DQS strobe signals being multiplexed by the isolation device **120**. In certain embodiments, the isolation device **120** advantageously presents a reduced impedance load to the computer system by selectively switching between the two ranks of memory devices to which it is coupled. This feature of the isolation device **120** is used in certain embodiments in which there is no memory density multiplication of the memory module (e.g., for a computer system with four chip-select signals), but where the impedance load of the memory module may otherwise limit the number of ranks or the number of memory devices per memory module. As schematically illustrated by FIG. **6**E, the isolation device **120** of certain such embodiments comprises the logic element **150** on the DQ data signal lines but not a corresponding logic element on the DQS data strobe signal lines.

In certain embodiments, the control and timing of the isolation device **120** is performed by an isolation-control logic element (e.g., application-specific integrated circuit, custom programmable logic device, field-programmable gate array, etc.) which is resident on the memory module **10**. In certain embodiments, the isolation-control logic element is the same logic element **40** as schematically illustrated in FIGS. **1**A and **1**B, is part of the isolation device **120** (e.g., logic element **140** or logic element **150** as schematically illustrated by FIG. **6**D), or is a separate component. The isolation-control logic element of certain embodiments controls the isolation device **120** by monitoring commands received by the memory module **10** from the computer system and producing "windows" of operation whereby the appropriate components of the isolation device **120** are switched to enable and disable the DQS data strobe signal lines **104** to mitigate BBARX collisions. In certain other embodiments, the isolation-control logic element monitors the commands received by the memory module from the computer system and selectively enables and disables the DQ data signal lines **102** to reduce the load impedance of the memory module **10** on the computer system. In still other embodiments, this logic element performs both of these functions together.

Tied Data Strobe Signal Pins

For proper operation, the computer system advantageously recognizes a 1-GB memory module comprising 256-Mb memory devices with 64M×4-bit configuration as a 1-GB memory module having 512-Mb memory devices with 64M×8-bit configuration (e.g., as a 1-GB memory module with 128M×8-byte configuration). This advantageous result is desirably achieved in certain embodiments by electrically connecting together two output signal pins (e.g., DQS or data strobe pins) of the two 256-Mb memory devices such that both output signal pins are concurrently active when the two memory devices are concurrently enabled. The DQS or data strobe is a bi-directional signal that is used during both read cycles and write cycles to validate or latch data. As used herein, the terms "tying together" or "tied together" refer to a configuration in which corresponding pins (e.g., DQS pins) of two memory devices are electrically connected together and are concurrently active when the two memory devices are concurrently enabled (e.g., by a common chip-select or CS signal). Such a configuration is different from standard memory module configurations in which the output signal pins (e.g., DQS pins) of two memory devices are electrically coupled to the same source, but these pins are not concurrently active since the memory devices are not concurrently enabled. However, a general guideline of memory module design warns against tying together two output signal pins in this way.

FIGS. **7** and **8** schematically illustrate a problem which may arise from tying together two output signal pins. FIG. **7** schematically illustrates an exemplary memory module **205** in which a first DQS pin **212** of a first memory device **210** is electrically connected to a second DQS pin **222** of a second memory device **220**. The two DQS pins **212**, **222** are both electrically connected to a memory controller **230**.

FIG. **8** is an exemplary timing diagram of the voltages applied to the two DQS pins **212**, **222** due to non-simultaneous switching. As illustrated by FIG. **8**, at time t_1, both the first DQS pin **212** and the second DQS pin **222** are high, so no current flows between them. Similarly, at time t_4, both the first DQS pin **212** and the second DQS pin **222** are low, so no current flows between them. However, for times between approximately t_2 and approximately t_3, the first DQS pin **212** is low while the second DQS pin **222** is high. Under such conditions, a current will flow between the two DQS pins **212**, **222**. This condition in which one DQS pin is low while the other DQS pin is high can occur for fractions of a second (e.g., 0.8 nanoseconds) during the dynamic random-access

memory (DRAM) read cycle. During such conditions, the current flowing between the two DQS pins **212**, **222** can be substantial, resulting in heating of the memory devices **210**, **220**, and contributing to the degradation of reliability and eventual failure of these memory devices.

A second problem may also arise from tying together two output signal pins. FIG. **9** schematically illustrates another exemplary memory module **205** in which a first DQS pin **212** of a first memory device **210** is electrically connected to a second DQS pin **214** of a second memory device **220**. The two DQS pins **212**, **214** of FIG. **9** are both electrically connected to a memory controller (not shown). The DQ (data input/output) pin **222** of the first memory device **210** and the corresponding DQ pin **224** of the second memory device **220** are each electrically connected to the memory controller by the DQ bus (not shown). Typically, each memory device **210**, **220** will have a plurality of DQ pins (e.g., eight DQ pins per memory device), but for simplicity, FIG. **9** only shows one DQ pin for each memory device **210**, **220**.

Each of the memory devices **210**, **220** of FIG. **9** utilizes a respective on-die termination or "ODT" circuit **232**, **234** which has termination resistors (e.g., 75 ohms) internal to the memory devices **210**, **220** to provide signal termination. Each memory device **210**, **220** has a corresponding ODT signal pin **262**, **264** which is electrically connected to the memory controller via an ODT bus **240**. The ODT signal pin **262** of the first memory device **210** receives a signal from the ODT bus **240** and provides the signal to the ODT circuit **232** of the first memory device **210**. The ODT circuit **232** responds to the signal by selectively enabling or disabling the internal termination resistors **252**, **256** of the first memory device **210**. This behavior is shown schematically in FIG. **9** by the switches **242**, **244** which are either closed (dash-dot line) or opened (solid line). The ODT signal pin **264** of the second memory device **220** receives a signal from the ODT bus **240** and provides the signal to the ODT circuit **234** of the second memory device **220**. The ODT circuit **234** responds to the signal by selectively enabling or disabling the internal termination resistors **254**, **258** of the second memory device **220**. This behavior is shown schematically in FIG. **9** by the switches **246**, **248** which are either closed (dash-dot line) or opened (solid line). The switches **242**, **244**, **246**, **248** of FIG. **9** are schematic representations of the operation of the ODT circuits **232**, **234**, and do not signify that the ODT circuits **232**, **234** necessarily include mechanical switches.

Examples of memory devices **210**, **220** which include such ODT circuits **232**, **234** include, but are not limited to, DDR2 memory devices. Such memory devices are configured to selectively enable or disable the termination of the memory device in this way in response to signals applied to the ODT signal pin of the memory device. For example, when the ODT signal pin **262** of the first memory device **210** is pulled high, the termination resistors **252**, **256** of the first memory device **210** are enabled. When the ODT signal pin **262** of the first memory device **210** is pulled low (e.g., grounded), the termination resistors **252**, **256** of the first memory device **210** are disabled. By selectively disabling the termination resistors of an active memory device, while leaving the termination resistors of inactive memory devices enabled, such configurations advantageously preserve signal strength on the active memory device while continuing to eliminate signal reflections at the bus-die interface of the inactive memory devices.

In certain configurations, as schematically illustrated by FIG. **9**, the DQS pins **212**, **214** of each memory device **210**, **220** are selectively connected to a voltage VTT through a corresponding termination resistor **252**, **254** internal to the corresponding memory device **210**, **220**. Similarly, in certain configurations, as schematically illustrated by FIG. **9**, the DQ pins **222**, **224** are selectively connected to a voltage VTT through a corresponding termination resistor **256**, **258** internal to the corresponding memory device **210**, **220**. In certain configurations, rather than being connected to a voltage VTT, the DQ pins **212**, **214** and/or the DQS pins **222**, **224** are selectively connected to ground through the corresponding termination resistors **252**, **254**, **256**, **258**. The resistances of the internal termination resistors **252**, **254**, **256**, **258** are selected to clamp the voltages so as to reduce the signal reflections from the corresponding pins. In the configuration schematically illustrated by FIG. **9**, each internal termination resistor **252**, **254**, **256**, **258** has a resistance of approximately 75 ohms.

When connecting the first memory device **210** and the second memory device **220** together to form a double word width, both the first memory device **210** and the second memory device **220** are enabled at the same time (e.g., by a common CS signal). Connecting the first memory device **210** and the second memory device **220** by tying the DQS pins **212**, **214** together, as shown in FIG. **9**, results in a reduced effective termination resistance for the DQS pins **212**, **214**. For example, for the exemplary configuration of FIG. **9**, the effective termination resistance for the DQS pins **212**, **214** is approximately 37.5 ohms, which is one-half the desired ODT resistance (for 75-ohm internal termination resistors) to reduce signal reflections since the internal termination resistors **252**, **254** of the two memory devices **210**, **220** are connected in parallel. This reduction in the termination resistance can result in signal reflections causing the memory device to malfunction.

FIG. **10** schematically illustrates an exemplary memory module **300** in accordance with certain embodiments described herein. The memory module **300** comprises a first memory device **310** having a first data strobe (DQS) pin **312** and a second memory device **320** having a second data strobe (DQS) pin **322**. The memory module **300** further comprises a first resistor **330** electrically coupled to the first DQS pin **312**. The memory module **300** further comprises a second resistor **340** electrically coupled to the second DQS pin **322** and to the first resistor **330**. The first DQS pin **312** is electrically coupled to the second DQS pin **322** through the first resistor **330** and through the second resistor **340**.

In certain embodiments, the memory module **300** is a 1-GB unbuffered Double Data Rate (DDR) Synchronous Dynamic RAM (SDRAM) high-density dual in-line memory module (DIMM). FIGS. **11**A and **11**B schematically illustrate a first side **362** and a second side **364**, respectively, of such a memory module **300** with eighteen 64M×4-bit, DDR-1 SDRAM FBGA memory devices on each side of a 184-pin glass-epoxy printed circuit board (PCB) **360**. In certain embodiments, the memory module **300** further comprises a phase-lock-loop (PLL) clock driver **370**, an EEPROM for serial-presence detect (SPD) data **380**, and decoupling capacitors (not shown) mounted on the PCB in parallel to suppress switching noise on VDD and VDDQ power supply for DDR-1 SDRAM. By using synchronous design, such memory modules **300** allow precise control of data transfer between the memory module **300** and the system controller. Data transfer can take place on both edges of the DQS signal at various operating frequencies and programming latencies. Therefore, certain such memory modules **300** are suitable for a variety of high-performance system applications.

In certain embodiments, the memory module **300** comprises a plurality of memory devices configured in pairs, each pair having a first memory device **310** and a second memory device **320**. For example, in certain embodiments, a 128M×72-bit DDR SDRAM high-density memory module **300** comprises thirty-six 64M×4-bit DDR-1 SDRAM integrated circuits in FBGA packages configured in eighteen pairs. The first memory device **310** of each pair has the first DQS pin **312** electrically coupled to the second DQS pin **322** of the second memory device **320** of the pair. In addition, the first DQS pin **312** and the second DQS pin **322** are concurrently active when the first memory device **310** and the second memory device **320** are concurrently enabled.

In certain embodiments, the first resistor **330** and the second resistor **340** each has a resistance advantageously selected to reduce the current flow between the first DQS pin **312** and the second DQS pin **322** while allowing signals to propagate between the memory controller and the DQS pins **312**, **322**. In certain embodiments, each of the first resistor **330** and the second resistor **340** has a resistance in a range between approximately 5 ohms and approximately 50 ohms. For example, in certain embodiments, each of the first resistor **330** and the second resistor **340** has a resistance of approximately 22 ohms. Other resistance values for the first resistor **330** and the second resistor **340** are also compatible with embodiments described herein. In certain embodiments, the first resistor **330** comprises a single resistor, while in other embodiments, the first resistor **330** comprises a plurality of resistors electrically coupled together in series and/or in parallel. Similarly, in certain embodiments, the second resistor **340** comprises a single resistor, while in other embodiments, the second resistor **340** comprises a plurality of resistors electrically coupled together in series and/or in parallel.

FIGS. **12**A and **12**B schematically illustrate an exemplary embodiment of a memory module **300** in which the first resistor **330** and the second resistor **340** are used to reduce the current flow between the first DQS pin **312** and the second DQS pin **322**. As schematically illustrated by FIG. **12**A, the memory module **300** is part of a computer system **400** having a memory controller **410**. The first resistor **330** has a resistance of approximately 22 ohms and the second resistor **340** has a resistance of approximately 22 ohms. The first resistor **330** and the second resistor **340** are electrically coupled in parallel to the memory controller **410** through a signal line **420** having a resistance of approximately 25 ohms. The first resistor **330** and the second resistor **340** are also electrically coupled in parallel to a source of a fixed termination voltage (identified by VTT in FIGS. **12**A and **12**B) by a signal line **440** having a resistance of approximately 47 ohms. Such an embodiment can advantageously be used to allow two memory devices having lower bit widths (e.g., 4-bit) to behave as a single virtual memory device having a higher bit width (e.g., 8-bit).

FIG. **12**B schematically illustrates exemplary current-limiting resistors **330**, **340** in conjunction with the impedances of the memory devices **310**, **320**. During an exemplary portion of a data read operation, the memory controller **410** is in a high-impedance condition, the first memory device **310** drives the first DQS pin **312** high (e.g., 2.7 volts), and the second memory device **320** drives the second DQS pin **322** low (e.g., 0 volts). The amount of time for which this condition occurs is approximated by the time between t_2 and t_3 of FIG. **8**, which in certain embodiments is approximately twice the tDQSQ (data strobe edge to output data edge skew time, e.g., approximately 0.8 nanoseconds). At least a portion of this time in certain embodiments is caused by simultaneous switching output (SSO) effects.

In certain embodiments, as schematically illustrated by FIG. **12**B, the DQS driver of the first memory device **310** has a driver impedance R_1 of approximately 17 ohms, and the DQS driver of the second memory device **320** has a driver impedance R_4 of approximately 17 ohms. Because the upper network of the first memory device **310** and the first resistor **330** (with a resistance R_2 of approximately 22 ohms) is approximately equal to the lower network of the second memory device **320** and the second resistor **340** (with a resistance R_3 of approximately 22 ohms), the voltage at the midpoint is approximately 0.5*(2.7−0)=1.35 volts, which equals VTT, such that the current flow across the 47-ohm resistor of FIG. **12**B is approximately zero.

The voltage at the second DQS pin **322** in FIG. **12**B is given by $V_{DQS2}=2.7*R_4/(R_1+R_2+R_3+R_4)=0.59$ volts and the current flowing through the second DQS pin **322** is given by $I_{DQS2}=0.59/R_4=34$ milliamps. The power dissipation in the DQS driver of the second memory device **320** is thus $P_{DQS2}=34$ mA*0.59 V=20 milliwatts. In contrast, without the first resistor **330** and the second resistor **340**, only the 17-ohm impedances of the two memory devices **310**, **320** would limit the current flow between the two DQS pins **312**, **322**, and the power dissipation in the DQS driver of the second memory device **320** would be approximately 107 milliwatts. Therefore, the first resistor **330** and the second resistor **340** of FIGS. **12**A and **12**B advantageously limit the current flowing between the two memory devices during the time that the DQS pin of one memory device is driven high and the DQS pin of the other memory device is driven low.

In certain embodiments in which there is overshoot or undershoot of the voltages, the amount of current flow can be higher than those expected for nominal voltage values. Therefore, in certain embodiments, the resistances of the first resistor **330** and the second resistor **340** are advantageously selected to account for such overshoot/undershoot of voltages.

For certain such embodiments in which the voltage at the second DQS pin **322** is $V_{DQS2}=0.59$ volts and the duration of the overdrive condition is approximately 0.8 nanoseconds at maximum, the total surge is approximately 0.59 V*1.2 ns=0.3 V-ns. For comparison, the JEDEC standard for overshoot/undershoot is 2.4 V-ns, so certain embodiments described herein advantageously keep the total surge within predetermined standards (e.g., JEDEC standards).

FIG. **13** schematically illustrates another exemplary memory module **500** compatible with certain embodiments described herein. The memory module **500** comprises a termination bus **505**. The memory module **500** further comprises a first memory device **510** having a first data strobe pin **512**, a first termination signal pin **514** electrically coupled to the termination bus **505**, a first termination circuit **516**, and at least one data pin **518**. The first termination circuit **516** selectively electrically terminating the first data strobe pin **512** and the first data pin **518** in response to a first signal received by the first termination signal pin **514** from the termination bus **505**. The memory module **500** further comprises a second memory device **520** having a second data strobe pin **522** electrically coupled to the first data strobe pin **512**, a second termination signal pin **524**, a second termination circuit **526**, and at least one data pin **528**. The second termination signal pin **524** is electrically coupled to a voltage, wherein the second termination circuit **526** is responsive to the voltage by not terminating the second data strobe pin **522** or the second data pin **528**. The memory module **500** further comprises at least one termination

assembly **530** having a third termination signal pin **534**, a third termination circuit **536**, and at least one termination pin **538** electrically coupled to the data pin **528** of the second memory device **520**. The third termination signal pin **534** is electrically coupled to the termination bus **505**. The third termination circuit **536** selectively electrically terminates the data pin **528** of the second memory device **520** through the termination pin **538** in response to a second signal received by the third termination signal pin **534** from the termination bus **505**.

FIG. **14** schematically illustrates a particular embodiment of the memory module **500** schematically illustrated by FIG. **13**. The memory module **500** comprises an on-die termination (ODT) bus **505**. The memory module **500** comprises a first memory device **510** having a first data strobe (DQS) pin **512**, a first ODT signal pin **514** electrically coupled to the ODT bus **505**, a first ODT circuit **516**, and at least one data (DQ) pin **518**. The first ODT circuit **516** selectively electrically terminates the first DQS pin **512** and the DQ pin **518** of the first memory device **510** in response to an ODT signal received by the first ODT signal pin **514** from the ODT bus **505**. This behavior of the first ODT circuit **516** is schematically illustrated in FIG. **14** by the switches **572**, **576** which are selectively closed (dash-dot line) or opened (solid line).

The memory module **500** further comprises a second memory device **520** having a second DQS pin **522** electrically coupled to the first DQS pin **512**, a second ODT signal pin **524**, a second ODT circuit **526**, and at least one DQ pin **528**. The first DQS pin **512** and the second DQS pin **522** are concurrently active when the first memory device **510** and the second memory device **520** are concurrently enabled. The second ODT signal pin **524** is electrically coupled to a voltage (e.g., ground), wherein the second ODT circuit **526** is responsive to the voltage by not terminating the second DQS pin **522** or the second DQ pin **524**. This behavior of the second ODT circuit **526** is schematically illustrated in FIG. **14** by the switches **574**, **578** which are opened.

The memory module **500** further comprises at least one termination assembly **530** having a third ODT signal pin **534** electrically coupled to the ODT bus **505**, a third ODT circuit **536**, and at least one termination pin **538** electrically coupled to the DQ pin **528** of the second memory device **520**. The third ODT circuit **536** selectively electrically terminates the DQ pin **528** of the second memory device **520** through the termination pin **538** in response to an ODT signal received by the third ODT signal pin **534** from the ODT bus **505**. This behavior of the third ODT circuit **536** is schematically illustrated in FIG. **14** by the switch **580** which is either closed (dash-dot line) or opened (solid line).

In certain embodiments, the termination assembly **530** comprises discrete electrical components which are surface-mounted or embedded on the printed-circuit board of the memory module **500**. In certain other embodiments, the termination assembly **530** comprises an integrated circuit mounted on the printed-circuit board of the memory module **500**. Persons skilled in the art can provide a termination assembly **530** in accordance with embodiments described herein.

Certain embodiments of the memory module **500** schematically illustrated by FIG. **14** advantageously avoid the problem schematically illustrated by FIG. **7** of electrically connecting the internal termination resistances of the DQS pins of the two memory devices in parallel. As described above in relation to FIG. **9**, FIGS. **13** and **14** only show one DQ pin for each memory device for simplicity. Other embodiments have a plurality of DQ pins for each memory device. In certain embodiments, each of the first ODT circuit **516**, the second ODT circuit **526**, and the third ODT circuit **536** are responsive to a high voltage or signal level by enabling the corresponding termination resistors and are responsive to a low voltage or signal level (e.g., ground) by disabling the corresponding termination resistors. In other embodiments, each of the first ODT circuit **516**, the second ODT circuit **526**, and the third ODT circuit **536** are responsive to a high voltage or signal level by disabling the corresponding termination resistors and are responsive to a low voltage or signal level (e.g., ground) by enabling the corresponding termination resistors. Furthermore, the switches **572**, **574**, **576**, **578**, **580** of FIG. **14** are schematic representations of the enabling and disabling operation of the ODT circuits **516**, **526**, **536** and do not signify that the ODT circuits **516**, **526**, **536** necessarily include mechanical switches.

The first ODT signal pin **514** of the first memory device **510** receives an ODT signal from the ODT bus **505**. In response to this ODT signal, the first ODT circuit **516** selectively enables or disables the termination resistance for both the first DQS pin **512** and the DQ pin **518** of the first memory device **510**. The second ODT signal pin **524** of the second memory device **520** is tied (e.g., directly hard-wired) to the voltage (e.g., ground), thereby disabling the internal termination resistors **554**, **558** on the second DQS pin **522** and the second DQ pin **528**, respectively, of the second memory device **520** (schematically shown by open switches **574**, **578** in FIG. **14**). The second DQS pin **522** is electrically coupled to the first DQS pin **512**, so the termination resistance for both the first DQS pin **512** and the second DQS pin **522** is provided by the termination resistor **552** internal to the first memory device **510**.

The termination resistor **556** of the DQ pin **518** of the first memory device **510** is enabled or disabled by the ODT signal received by the first ODT signal pin **514** of the first memory device **510** from the ODT bus **505**. The termination resistance of the DQ pin **528** of the second memory device **520** is enabled or disabled by the ODT signal received by the third ODT signal pin **534** of the termination assembly **530** which is external to the second memory device **520**. Thus, in certain embodiments, the first ODT signal pin **514** and the third ODT signal pin **534** receive the same ODT signal from the ODT bus **505**, and the termination resistances for both the first memory device **510** and the second memory device **520** are selectively enabled or disabled in response thereto when these memory devices are concurrently enabled. In this way, certain embodiments of the memory module **500** schematically illustrated by FIG. **14** provides external or off-chip termination of the second memory device **520**.

Certain embodiments of the memory module **500** schematically illustrated by FIG. **14** advantageously allow the use of two lower-cost readily-available 512-Mb DDR-2 SDRAM devices to provide the capabilities of a more expensive 1-GB DDR-2 SDRAM device. Certain such embodiments advantageously reduce the total cost of the resultant memory module **500**.

Certain embodiments described herein advantageously increase the memory capacity or memory density per memory slot or socket on the system board of the computer system. Certain embodiments advantageously allow for higher memory capacity in systems with limited memory slots. Certain embodiments advantageously allow for flexibility in system board design by allowing the memory module **10** to be used with computer systems designed for different numbers of ranks (e.g., either with computer systems designed for two-rank memory modules or with com-

puter systems designed for four-rank memory modules). Certain embodiments advantageously provide lower costs of board designs.

In certain embodiments, the memory density of a memory module is advantageously doubled by providing twice as many memory devices as would otherwise be provided. For example, pairs of lower-density memory devices can be substituted for individual higher-density memory devices to reduce costs or to increase performance. As another example, twice the number of memory devices can be used to produce a higher-density memory configuration of the memory module. Each of these examples can be limited by the number of chip select signals which are available from the memory controller or by the size of the memory devices. Certain embodiments described herein advantageously provide a logic mechanism to overcome such limitations.

Various embodiments of the present invention have been described above. Although this invention has been described with reference to these specific embodiments, the descriptions are intended to be illustrative of the invention and are not intended to be limiting. Various modifications and applications may occur to those skilled in the art without departing from the true spirit and scope of the invention.

What is claimed is:

1. A memory module connectable to a computer system, the memory module comprising:

a printed circuit board;

a plurality of memory devices coupled to the printed circuit board, the plurality of memory devices having a first number of memory devices; and

a logic element coupled to the printed circuit board, the logic element receiving a set of input control signals from the computer system, the set of input control signals corresponding to a second number of memory devices smaller than the first number of memory devices, the logic element generating a set of output control signals in response to the set of input control signals, the set of output control signals corresponding to the first number of memory devices, wherein the plurality of memory devices are arranged in a first number of ranks, and the set of input control signals corresponds to a second number of ranks of memory modules, the second number of ranks less than the first number of ranks, wherein the logic element further responds to a first command signal from the computer system by generating a second command signal transmitted to the plurality of memory devices, the first command signal corresponding to the second number of ranks and the second command signal corresponding to the first number of ranks.

2. The memory module of claim **1**, wherein the first command signal is a refresh signal or a precharge signal.

3. The memory module of claim **1**, wherein the memory devices comprise dynamic random-access memory (DRAM) devices.

4. The memory module of claim **1**, wherein the set of input control signals comprises a first number of chip-select signals and wherein the set of output control signals comprises a second number of chip-select signals, wherein the first number of chip-select signals is less than the second number of chip-select signals, the memory module simulating a virtual memory module having the second number of memory devices.

5. The memory module of claim **1**, wherein the logic element comprises an application-specific integrated circuit.

6. The memory module of claim **1**, wherein the logic element comprises a field-programmable gate array.

7. The memory module of claim **1**, wherein the logic element comprises a custom-designed semiconductor device.

8. The memory module of claim **1**, wherein the logic element comprises a complex programmable-logic device.

9. The memory module of claim **1**, wherein the first number of ranks is four, and the second number of ranks is two.

10. The memory module of claim **1**, wherein the first number of ranks is two, and the second number of ranks is one.

11. The memory module of claim **1**, wherein the set of input control signals comprises two chip-select signals and an address signal and the set of output control signals comprises four chip-select signals.

12. The memory module of claim **1**, wherein the printed circuit board is mountable in a module slot of the computer system, the printed circuit board having a plurality of edge connections electrically coupled to corresponding contacts of the module slot.

13. The memory module of claim **1**, wherein the plurality of memory devices are arranged to provide a first memory density per rank, and the set of output control signals corresponds to a second memory density per rank, the second memory density greater than the first memory density per rank.

* * * * *

EXHIBIT F

TIMOTHY T. SCOTT (SBN 126971/tscott@kslaw.com)
GEOFFREY M. EZGAR (SBN 184243/ gezgar@kslaw.com)
LEO SPOONER III (SBN 241541/lspooner@kslaw.com)
KING & SPALDING LLP
333 Twin Dolphin Drive, Suite 400
Redwood Shores, CA 94065
Telephone: (650) 590-0700
Facsimile: (650) 590-1900

SCOTT T. WEINGAERTNER (*pro hac vice*/sweingaertner@kslaw.com)
ROBERT F. PERRY (rperry@kslaw.com)
ALLISON ALTERSOHN (*pro hac vice*/aaltersohn@kslaw.com)
SUSAN KIM (*pro hac vice*/skim@kslaw.com)
MARK H. FRANCIS (*pro hac vice*/mfrancis@kslaw.com)
DANIEL MILLER (*pro hac vice*/dmiller@kslaw.com)
King & Spalding LLP
1185 Avenue of the Americas
New York, NY 10036-4003
Telephone: (212) 556-2100
Facsimile: (212) 556-2222

Attorneys for Plaintiff
GOOGLE INC.

UNITED STATES DISTRICT COURT FOR THE

NORTHERN DISTRICT OF CALIFORNIA

OAKLAND DIVISION

GOOGLE INC.

Plaintiff,

v.

NETLIST, INC.,

Defendant.

Civil Action No. C08 04144 SBA

PLAINTIFF GOOGLE INC.'S SUPPLEMENTAL INVALIDITY CONTENTIONS PURSUANT TO PAT. L.R. 3-3

Pursuant to Patent L.R. 3-3, Google Inc. ("Google") hereby serves its Invalidity Contentions on Defendant Netlist, Inc. ("Netlist"). Google has based its Invalidity Contentions in part upon the disclosure of the specification of U.S. Patent No. 7,289,386 B2 ("the '386 patent") and the Infringement Contentions served by Netlist on February 26, 2009

Prior art not included in this disclosure, whether or not now known to Google, may become relevant depending on the claims that Netlist asserts and its allegations against the accused Google products. . The obviousness combinations of references under 35 U.S.C. § 103 that are provided below and in the accompanying exhibits are merely exemplary and are not intended to be exhaustive. Additional obviousness combinations of the references identified below are possible, and Google reserves the right to use any such combinations in this litigation.

Accordingly, Google reserves the right to supplement or modify these Invalidity Contentions in a manner consistent with the Federal Rules of Civil Procedure and this Court's rules, including the Patent Local Rules.

I. IDENTIFICATION OF PRIOR ART

Pursuant to Pat. L.R. 3-3(a), and in light of Netlist's allegations set forth in its Infringement Contentions and accompanying claim chart served on February 26, 2009, Google lists below the prior art now known to Google which it contends anticipates or renders obvious claims 1 and 11 (collectively, "the asserted claims") of the '386 patent.

A. Prior Art Patents and Publications Under 35 U.S.C. §§ 102(a), (b), and/or (e)

Pursuant to Patent L.R. 3-3(a), Google identifies the following United States patents and publications as prior art that anticipate or render obvious the asserted claims of the '386 patent.

Patents and Published Applications

Number	Country of Origin	Date of Issue/Publication
U.S. Pub. No. 2006/0117152 A1 (produced at GNET 000552-000568)	United States	June 1, 2006
U.S. Pat. No. 6,209,074 (produced at GNET 001088-001097)	United States	March 27, 2001
U.S. Pat. No. 4,368,515 (produced at GNET 000616-000625)	United States	January 11, 1983

U.S. Patent No. 5,926,827 (produced at GNET 000894-000901)	United States	July 20, 1999
U.S. Patent No. 5,581,498 (produced at GNET 000772-000790)	United States	December 3, 1996
U.S. Pat. No. 6,961,281 (produced at GNET 001298-001309)	United States	November 1, 2005
U.S. Pat. No. 5,745,914 (produced at GNET 000845-000858)	United States	April 28, 1998
U.S. Pub. No. 200610044860 Al (produced at GNET 002302-002313)	United States	March 2, 2006
U.S. Pat. No. 7,356,639 (produced at GNET 001519-001571)	United States	April 8, 2008
U.S. Pat. No. 7,120,727 (produced at GNET 001405-001418)	United States	October 10, 2006
U.S. Pat. No. 4,392,212 (produced at GNET 000626-000635)	United States	July 5, 1983
U.S. Pat. No. 6,414,868 (produced at GNET 001109-001120)	United States	July 2, 2002

Google further identifies those products and systems that practice the subject matter of the cited prior art and prior art that may be found in the future.

II. STATUTORY BASIS FOR INVALIDITY

A. Anticipation (35 U.S.C. § 102) and Obviousness (35 U.S.C. § 103)

Pursuant to Patent L.R. 3-3(b) and 3-3(c), and in light of Netlist's Infringement Contentions and accompanying claim chart served on February 26, 2009, Google attaches hereto as Exhibits 1-11 and 13 claim charts identifying prior art references that anticipate the asserted claims of the '386 patent as well as combinations of prior art references which render the asserted claims of the '386 patent obvious. The attached charts identify specifically where, in each alleged item of prior art, each element of each asserted claim is found.

Local Patent Rule 3-3(b) requires Google to identify any combinations of prior art showing obviousness and "an explanation of why the prior art renders the asserted claim obvious." Pursuant to the Supreme Court's decision in *KSR Intern. v. Teleflex, Inc.*, to the extent an express

motivation to combine references is required under current law at all, this requirement is minimal. For example, "any need or problem known in the field of endeavor at the time of invention and addressed by the patent can provide a reason for combining the elements." *KSR Intern. v. Teleflex, Inc*., 127 S.Ct. 1727, 1742 (2007). In addition, "common sense" teaches that "a person of ordinary skill often will be able to fit the teachings of multiple patents together like pieces of a puzzle." *Id*. at 1732.

Moreover, the rationale for combining any of these references with others exists within the references themselves, as well as within the knowledge of those of ordinary skill in the art. These references identify and address the same technical issues and suggest very similar solutions to those issues. If and to the extent Netlist challenges the correspondence of any of these references with respect to particular elements of the asserted claims, Google reserves the right to supplement these Invalidity Contentions to identify a reason to combine particular references with one another with additional particularity. An index identifying the prior art discussed in each of the attached exhibits is provided below.

Invalidity Charts for the '386 Patent	
U.S. Pub. No. 2006/0117152 A1	Exhibit 1
U.S. Pat. No. 6,209,074	Exhibit 2
U.S. Pat. No. 4,368,515	Exhibit 3
U.S. Patent No. 5,926,827	Exhibit 4
U.S. Patent No. 5,581,498	Exhibit 5
U.S. Pat. No. 6,961,281	Exhibit 6
U.S. Pat. No. 5,745,914	Exhibit 7
U.S. Pub. No. 2006/0044860 Al	Exhibit 8
U.S. Pat. No. 7,356,639	Exhibit 9
U.S. Pat. No. 7,120,727	Exhibit 10
U.S. Pat. No. 4,392,212	Exhibit 11
U.S. Pat. No. 6,414,868	Exhibit 13

In charts where Google identifies a combination of references, Google may rely upon a subset of the references or all of the references. Further, Google's identification of multiple references in any given chart and contention that various combinations thereof render an asserted claim obvious under 35 U.S.C. § 103 is in no way an admission or suggestion that each reference does not independently anticipate the asserted claims under 35 U.S.C. § 102. The obviousness combinations stated in the attached charts are merely exemplary and are not intended to be exhaustive. Any of the references listed above in Section I for the '386 patent may be combined to render obvious, and therefore invalid, the asserted claims of the '386 patent.

B. Indefiniteness and Lack of Enablement (35 U.S.C. § 112 ¶¶ 1-2)

Pursuant to Patent L.R. 3-3(d), Google attaches hereto as Exhibit 12 a claim chart that identifies exemplary grounds of invalidity for the asserted claims based on indefiniteness and lack of enablement and/or written description, under 35 U.S.C. § 112 ¶¶ 1-2.

III. DOCUMENT PRODUCTION ACCOMPANYING PRELIMINARY INFRINGEMENT CONTENTIONS (PATENT L.R. 3-4)

Based on a diligent search that is reasonable under the circumstances, Google has served its documentation as required by Pat. L.R. 3-4.

IV. ADDITIONAL PRIOR ART

In addition to the prior art references identified above, Google lists below the following patents, patent applications, and printed publications which are pertinent to the invalidity of the asserted patents. Google has not provided claim charts for each of these references either because at this time Google does not intend to rely on them, because they have substantially similar disclosures to other prior art for which invalidity charts have been provided, because they were discovered recently and Google has not had a fair opportunity to analyze them, or because they are used as supporting references in an obviousness combination. However, Google reserves the right to revise its invalidity contentions to rely on these references to prove the invalidity of the asserted claims of the asserted patents in a manner consistent with the Federal Rules of Civil Procedure and this Court's Local Rules.

Patent or Published Application Number / Title	Issue / Publication Date
Image File Wrapper of App. No. 111173,175 (issued as US 7289386)	October 30, 2007
Image File Wrapper of App. No. 11/075,395 (issued as US 7286436)	October 23, 2007
US2001/0052057	December 13, 2001
US2002/0088633	July 11, 2002
US 2003/0063514	April 3, 2003
US 2003/0090879	May 15, 2003
US 2003/0191995	October 9,2003
US 2003/0210575	November 11,2003
US 2004/0037158	February 26,2004
US 2005/0036378	February 17, 2005
US 2004/0201968	October 14, 2004
US 2006/0044860	March 2, 2006
US 2006/0117152	June 1, 2006
US 2006/0179206	August 10, 2006
US 2006/0267172	November 30, 2006
US 4368515	January 11, 1983
US 4633429	December 30, 1986
US 4670748	June 2, 1987
US 4958322	September 18, 1990
US 4961172	October 2, 1990
US 4980850	December 25, 1990
US 5247643	September 21, 1993
US 5345412	September 6, 1994
US 5426753	June 20, 1995
US 5483497	January 9, 1996
US 5581498	December 3, 1996
US 5590071	December 31, 1996
US 5699542	December 16, 1997
US 5702984	December 30, 1997

Patent or Published Application Number / Title	Issue / Publication Date
US 5703826	December 30,1997
US 5805520	September 8, 1998
US 5822251	October 13, 1998
US 5926827	July 20, 1999
US 5959930	September 28, 1999
US 5963464	October 5, 1999
US 5966736	October 12, 1999
US 6018787	January 25,2000
US 6070227	May 30,2000
US 6108745	August 22, 2000
US 6154418	November 28, 2000
US 6185654	February 6, 2001
US 6209074	March 27, 2001
US 6408356	June 18, 2002
US 6414868	July 2, 2002
US 6453381	September 17, 2002
US 6470417	October 22, 2002
US 6502161	December 31, 2002
US 6518794	February 11, 2003
US 6646949	November 11, 2003
US 6674684	January 6, 2004
US 6681301	January 20, 2004
US 6697888	February 24, 2004
US 6742098	May 25, 2004
US 6785189	August 31, 2004
US 6807125	October 19, 2004
US 6813196	November 2, 2004
US 6834014	December 21, 2004
US 6944694	September 13, 2005
US 6996986	February 14, 2006
US 7356639	December 23,2004

Patent or Published Application Number / Title	Issue / Publication Date
US 6961281	March 17, 2005
US 6982892	January 3, 2006
US 7007130	February 28, 2006
US 7124260	October 17, 2006
US 7133960	November 7, 2006
US 7181591	February 20, 2007
US 7200021	April 3, 2007
US 7266639	September 4, 2007
US 7281079	October 9, 2007
US 7346750	March 18, 2008
US RE 36229	June 15, 1999
WO/1992/002879	February 20, 1992
WO/1994/007242	March 31, 1994
WO/1995/034030	December 14, 2005
WO/2002/058069	July 25, 2002
WO/2003/017283	February 27, 2003
WO/2003/069484	August 21, 2003
WO/2006/055497	May 26, 2006
Ciaran Toa/A 32-Bit SoPC Implementation of a p5	January 1, 2003
Michael Barr/Programmable Logic: What's it to Ya?	June 1999
Jung-Hoon Lee/A Banked-Promotion Translation Lookaside Buffer System	2002
G. Kornaros/A Fully-Programmable Memory management Systems Optimizing Queue handling at Multi-Gigabit Rates	June 2003
Schubert/Accelerating System Integration By Enhancing Hardware, Firmware and Co-Simulation	May 2004
W.D. Grimes/Martinez/Access Rate/Availability Improvement Logic For Dynamic Memories	October 1982
Raymond Hoare/An 88-Way Multiprocessor Within An FPGA With Customizable Instructions	2004
Toshio Sunaga/An Enable Signal Circuit For Multiple Small Banks	June 1, 2002

Patent or Published Application Number / Title	Issue / Publication Date
Jang-Soo Lee/An On-Chip Cache Compression Technique To Reduce Decompression Overheard and Design Complexity	September 13, 1999
Bank Striping of Data Across Internal SDRAM Banks	August 1, 2000
B.F. Fitzgerald/Chip Select Circuit For Multi-Chip RAM Modules	December 1, 1984
B.A. Smith/chip Select Decoder Circuit	March 1, 1985
J. Hession/Chip Select Technique For Multi-Chip Decoding	September 1, 1978
Vinodh Cuppu/Concurrency, Latency or System Overhead: Which Has The Largest Impact on Uniprocessor DRAM-System Performance?	June 2001
T. Sunaga/Continuous RAS Access Method in Multiple-Bank DRAM Chip	October 1, 1998
Wei-Fen Lin/Designing A Modern Memory Hierarchy With Hardware Prefetching	November 2001
Pankaj Gupta/ Designing and Implementing A Fast Crossbar Scheduler	January 1999
Distributed Memory Mapping	October 1, 2000
R.D. Pellinger/Romon/Dual Addressable Memory	January 1978
R.D. Pellinger/ Dual Addressable Memory	January 1, 1978
Marek Tudruj/Dynamically Reconfigurable Heterogeneous Multi-Processor Systems With Transputer-Controlled Communication	
Jin Huang/Embedded Memory System-On-Chip Design: Architecture and Prototype Implementation	May 2003
D.L. Arlington/Enhancement of Memory Card Redundant Bit Usage Via Simplified Fault Alignment Exclusion Implementation	July 1987
A. Blum/Gschwendtner/Fast Multichip Memory System With Power Select Signal	August 1979
K.S. Gray/Fet Ram Chip Double Density Scheme	October 1, 1984
Y.L. Yao/High Density Memory Selection Circuit	December 1, 1972
Vinodh Cuppu/High-Performance DRAMs in Workstation Environments	November 2001
Timothy J. Slegel/IBM's S/390 65 Proce4ssor Design	January 1999

Patent or Published Application Number / Title	Issue / Publication Date
Information Huawei or FPGA-Take Five	
A. Bennayoun/Input/Output Chip Select Doubler	April 1995
Manev Luthra/Interface Synthesis Using memory Mapping for an FPGA Platform	January 2003
R.E. Matick/Logic and Decoder Arrangement For Controlling SpillNVrap Boundaries of a Bit-Addresssable Memory I Decoder	December 1984
Logic Processor For Logic Simulation Machine	
B. Abali/Memory Expansion by Technology (MXT): Software Support and Performance	March 2001
Anonymous/Method For A High-Performance DRAM Address Mapping Mechanism	May 22, 2002
Anonymous/Method For Memory Probing On A Multiple-DIMM Bus	August 27, 2003
Anonymous/Method For Multiple Device Interface Testing Using A Single Device	October 16, 2002
R.X. Arroyo/Method Of Executing manufacturing ROM Code Without Removing System Roms	November 1, 1989
H. Ofek/Partial Two Way Mapping Technique	August 1969
K.C. Stelzer/Planar Memory Boundary Registers with Remap Feature	November 1993
M.H. Skelton/Program Controlled Paging Scheme For Memory Expansion	December 1, 1982
David Paldan/Programmable Memory Address Decoding For Microprocessor Memory Devices	March 1, 1983
Jin Huang/Prototype Implementation and Evaluation of a Multibank Embedded Memory Architecture In Programmable Logic	May 2003
M.H. Kane/Read Only Store Memory Extension	February 1975
R.E. Matick/Schuster/Read-Select Capability For Static Random-Access Memory	April 1985
Rieil Plotnick/shuffle Your Chips For Better Performance	August 1999
Hewlett-Packard/Memory technology evolution: an overview of system memory technologies	2003
Fairchild Semiconductor/DM74LS138 DM74LS139	March, 2000

Patent or Published Application Number / Title	Issue / Publication Date
Decoder/Demultiplexer	
R.F. Meyers/Use of Partially Good Memory Chips	February 1, 1979

DATED: March 30, 2010

KING & SPALDING LLP

By: /s/ *Allison Altersohn*
Allison Altersohn (*pro hac vice*)

Attorneys for Plaintiff
GOOGLE INC.

CERTIFICATE OF SERVICE

I hereby certify that a true and correct copy of *Plaintiff Google Inc.'s Supplemental Invalidity Contentions Pursuant to Pat. L.R. 3-3* is being served by electronic mail upon the following counsel of record on this 30th day of March, 2010.

PRUETZ LAW GROUP LLP
Adrian M. Pruetz (Bar No. CA 118215)
Email: ampruetz@pruetzlaw.com
Erica J. Pruetz (Bar No. CA 227712)
Email: ejpruetz@pruetzlaw.com
200 N. Sepulveda Blvd., Suite 1525
El Segundo, CA 90245
Telephone: (310) 765-7650
Facsimile: (310) 765-7641

LEE TRAN & LIANG APLC
Enoch H. Liang (Bar No. CA 212324)
Email: ehl@ltlcounsel.com
Steven R. Hansen (Bar No. CA 198401)
Email: srh@ltlcounsel.com
Edward S. Quon (Bar No. CA 214197)
Email: eq@ltlcounsel.com
601 S. Figueroa Street, Suite 4025
Los Angeles, CA 90017
Telephone: (213) 612-3737
Facsimile: (213) 612-3773

/s/ *Allison Altersohn*
ALLISON ALTERSOHN

EXHIBIT G

EXHIBIT 12

Invalidity Claim Chart Under 35 U.S.C. § 112 for U.S. Patent 7,289,386, Assigned to Netlist

Claim Language	Example Grounds for Invalidity under 35 U.S.C. § 112
Claim 1	
A memory module connectable to a computer system, the memory module comprising:	
a printed circuit board;	
a plurality of memory devices coupled to the printed circuit board, the plurality of memory devices having a first number of memory devices; and	
a logic element coupled to the printed circuit board,	
the logic element receiving a set of input control signals from the computer system,	
the logic element generating a set of output control signals in response to the set of input control signals, the set of output control signals corresponding to the first number of memory devices,	
wherein the plurality of memory devices are arranged in a first number of ranks, and the set of input control signals corresponds to a second number of ranks of memory modules, the second number of ranks less than the first number of ranks,	Claim 1 recites that "the set of input control signals" received by the logic element corresponds to "a second number of ranks of memory modules." Claim 1 defines a memory module as comprising a printed circuit board ("PCB"), a plurality of memory devices coupled to the PCB, and a logic element coupled to the PCB. The '386 patent describes a "rank" as a row of memory within a module. *See, e.g.*, 2:16-22. The recitation of claim 1, that the logic element receives a set of input control signals corresponding to a number of ranks of memory modules, is inconsistent with the recited structure of the memory module. Further, the specification indicates that the drafters used "module" as a generic term that could mean "device." *See, e.g.*, 7:30-44. This mixed terminology makes it unclear what the drafters of

	the '386 patent sought to encompass within the scope of claim 1. For at least these reasons, claim 1 is insolubly ambiguous and incapable of construction, and it is therefore indefinite under 35 U.S.C. § 112 ¶ 2.
wherein the logic element further responds to a first command signal from the computer system by generating a second command signal transmitted to the plurality of memory devices, the first command signal corresponding to the second number of ranks and the second command signal corresponding to the first number of ranks.	Claim 1 recites that the logic element generates a "second command signal corresponding to the first number of ranks." The '386 patent does not contain any disclosure relating to generation of a command signal that corresponds to the first number of ranks (which is the number of ranks on the PCB). Instead, the '386 patent discloses only that the logic element generates a command signal that is sent to an individual rank or ranks selected by the logic element, and does not "correspond to" any number of ranks at all, under any interpretation of the verb "correspond". The '386 patent does not show that the inventors of the '386 patent were in possession of the claimed invention at the time the patent was issued, nor does it enable a person of skill in the art to make and use the claimed invention without undue experimentation. Therefore, claim 1 is invalid for lack of written description and/or enablement under 35 U.S.C. § 112 ¶ 1.
Claim 11	
The memory module of claim 1, wherein the set of input control signals comprises two chip-select signals and an address signal and the set of output control signals comprises four chip-select signals.	Claim 11 depends from claim 1 and incorporates its limitations by reference. Claim 11 does not correct the deficiencies of claim 1 under 35 U.S.C. § 112. Therefore, claim 11 is invalid for at least the reasons set forth above.
Additional Grounds for Invalidity under 35 U.S.C. § 112	Best Mode: On information and belief, the '386 patent fails to disclose the preferred manner and process for making and using the claimed invention contemplated by the inventors. Therefore, the '386 is invalid under 35 U.S.C. § 112 ¶ 1 for failure to disclose the best mode of making and/or using the invention. Functional Claiming: The limitations of Claim 1 relating to the logic element use functional language that fails to provide "a clear-cut indication of the scope of subject matter embraced by the claim," thereby rendering the claim indefinite. *See Halliburton Energy Servs. v. M-I LLC*, 514 F.3d 1244, 1255 (Fed.Cir.2008) (*quoting In re Swinehart*, 58 C.C.P.A. 1027, 439 F.2d 210, 212-13 (CCPA 1971)).

EXHIBIT H

with the claim or claims to which they refer to the extent practicable.

(h) The claim or claims must commence on a separate physical sheet or electronic page. Any sheet including a claim or portion of a claim may not contain any other parts of the application or other material.

(i) Where a claim sets forth a plurality of elements or steps, each element or step of the claim should be separated by a line indentation.

For numbering of claims, see MPEP § 608.01(j).

For form of claims, see MPEP § 608.01(m).

For dependent claims, see MPEP § 608.01(n).

For examination of claims, see MPEP § 706.

For claims in excess of fee, see MPEP § 714.10.

608.01(j) Numbering of Claims

37 CFR 1.126. Numbering of claims.

The original numbering of the claims must be preserved throughout the prosecution. When claims are canceled the remaining claims must not be renumbered. When claims are added, they must be numbered by the applicant consecutively beginning with the number next following the highest numbered claim previously presented (whether entered or not). When the application is ready for allowance, the examiner, if necessary, will renumber the claims consecutively in the order in which they appear or in such order as may have been requested by applicant.

In a single claim case, the claim is not numbered.

Form paragraph 6.17 may be used to notify applicant.

¶ *6.17 Numbering of Claims, 37 CFR 1.126*

The numbering of claims is not accordance with 37 CFR 1.126, which requires the original numbering of the claims to be preserved throughout the prosecution. When claims are canceled, the remaining claims must not be renumbered. When new claims are presented, they must be numbered consecutively beginning with the number next following the highest numbered claims previously presented (whether entered or not).

Misnumbered claim **[1]** been renumbered **[2]**.

Examiner Note:

1. In bracket 1, insert appropriate claim number(s) and --has-- or -- have --.

2. In bracket 2, insert correct claim number(s) and --, respectively -- if more than one claim is involved.

608.01(k) Statutory Requirement of Claims

35 U.S.C. 112 requires that the applicant shall particularly point out and distinctly claim the subject matter which he or she regards as his or her invention. The portion of the application in which he or she does this forms the claim or claims. This is an important part of the application, as it is the definition of that for which protection is granted.

608.01(l) Original Claims

In establishing a disclosure, applicant may rely not only on the description and drawing as filed but also on the original claims if their content justifies it.

Where subject matter not shown in the drawing or described in the description is claimed in the application as filed, and such original claim itself constitutes a clear disclosure of this subject matter, then the claim should be treated on its merits, and requirement made to amend the drawing and description to show this subject matter. The claim should not be attacked either by objection or rejection because this subject matter is lacking in the drawing and description. It is the drawing and description that are defective, not the claim.

It is, of course, to be understood that this disclosure in the claim must be sufficiently specific and detailed to support the necessary amendment of the drawing and description.

608.01(m) Form of Claims [R-7]

The claim or claims must commence on a separate physical sheet or electronic page and should appear after the detailed description of the invention. Any sheet including a claim or portion of a claim may not contain any other parts of the application or other material. While there is no set statutory form for claims, the present Office practice is to insist that each claim must be the object of a sentence starting with "I (or we) claim," "The invention claimed is" (or the equivalent). If, at the time of allowance, the quoted terminology is not present, it is inserted by the Office of **>Data Management<. Each claim begins with a capital letter and ends with a period. Periods may not be used elsewhere in the claims except for abbreviations. See *Fressola v. Manbeck*, 36 USPQ2d 1211 (D.D.C. 1995). Where a claim sets forth a plurality of