# **EXHIBIT Q**

Doc. 173 Att. 17

# JEDEC STANDARD

# FBDIMM:

**Architecture and Protocol** 

JESD206

SPECIAL DISCLAIMER: JEDEC has received information that certain patents or patent applications may be relevant to this standard, and, as of the publication date of this standard, no statements regarding an assurance or refusal to license such patents or patent applications have been provided.

http://www.jedec.org/download/search/FBDIMM/Patents.xls


JEDEC does not make any determination as to the validity or relevancy of such patents or patent applications. Prospective users of the standard should act accordingly.

JANUARY 2007

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION







#### NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Council level and subsequently reviewed and approved by the EIA General Counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC Solid State Technology Association, 2500 Wilson Boulevard, Arlington, VA 22201-3834, (703)907-7559 or www.jedec.org.

#### Published by

©JEDEC Solid State Technology Association 2007 2500 Wilson Boulevard Arlington, VA 22201-3834

This document may be downloaded free of charge, however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or result in resulting material.

Price: Please refer to the current
Catalog of JEDEC Engineering Standards and Publications or call Global Engineering
Documents, USA and Canada (1-800-854-7179), International (303-397-7956)

Printed in the U.S.A. All rights reserved

## PLEASE!

DON'T VIOLATE THE LAW!

This document is copyrighted by the JEDEC Solid State Technology Association and may not be reproduced without permission.

Organizations may obtain permission to reproduce a limited number of copies through entering into a license agreement. For information, contact:

JEDEC Solid State Technology Association 2500 Wilson Boulevard Arlington, Virginia 22201-3834 or call (703) 907-7559

# Special Disclaimer

JEDEC has received information that certain patents or patent applications may be relevant to this standard, and, as of the publication date of this standard, no statements regarding an assurance or refusal to license such patents or patent applications have been provided.

http://www.jedec.org/download/search/FBDIMM/Patents.xls

JEDEC does not make any determination as to the validity or relevancy of such patents or patent applications. Prospective users of the standard should act accordingly.

# FBDIMM Architecture and Protocol Contents

1	Document Organization	.1
1.1	List of Terms and Abbreviations	
1.2	Revision History	3
1.3	Related Documents	4
2	Fully Buffered DIMM Overview	.5
	Memory Channel	
2.1	Memory Unannel	C
	2.1.1 Link Widths	ن
	2.1.2 Topologies	c 7
	2.1.4 SMBus Interface	۶.
2.2	Physical Layer	
2.3	Clocking	8
2.0	2.3.1 Clock Distribution	
	2.3.2 Receiver Data Sampling	.,9
	2.3.3 Voltage Temperature Compensation FIFO.	10
	2.3.4 \Daisy-Chaln Retiming and Data Merge	10
	2,3,5 DRAM Clock Generation	10
	2.3.6 DRAM Data Return	10
2.4	Host Memory Interface	11
2.5	Advanced Memory Buffer (AMB)	11
2.6	Options	12
	2.6.1 Number of FBD Lanes	12
	2.6.2 ECC and non-ECC DIMMs	13
	2.6.3 Variable Read Latency	13
	2.6.4 L0s State	13
	2.6.5 Protocol Variants	IJ
3	Channel Initialization	5
3.1	Reset and Inband Control "Signals"	16
	3,1.1 RESET# Signal	17
	3.1.2 Inband Control "Signals"	17
	3.1.3 Inband Reset Event Detector	17
	3.1.4 Inband Calibrate Event Detector	18
3.2	Training Sequence Ordered-sets	18
3.3	Channel Initialization Sequence	าย วอ
	3.3.1 Firmware Transition Control	23 22
	3.3.2 AMB Internal State Variables	23 24
		24 26
		20 20
	3.3.5 Testing State	32
	3.3.7 Config State	36
	3.3.8 L0 State	42
	3.3.9 Calibrate State	44
	3.3.10 LOs State	
3.4	Channel Re-initialization	48
V. 7	3.4.1 Enter Self Refresh FSM	48
	3.4.2 Fast Reset Flow	49
3.5	Hot-add	51

	3.5.1	Hot-add AMB Reset	51
	3.5.2	Hot-add AMB Calibration	51
	3.5.3	Hot-add AMB Testing	52
	3.5.4	Hot-add AMB Timing	52
	3.5.5	Hot-Add Reset Flow	52
3.6	Hot-rer	move	54
3.7	Hot-rep	place	54
4	Chan	nel Protocol	55
4.1		ound Frames	
7, 1	4.1.1	Normal Southbound Frames	55
	4.1.2	Fall-over Southbound Frames	56
	4.1.3	Southbound Frame Formats	57
4.2	Southb	ound Commands	61
	4.2.1	Command Delivery Timing	.,61
	4.2.2	Concurrent Command Delivery Rules	62
	4.2.3	Command Encoding	63
	4.2.4	DRAM Commands	64
	4.2.5	Channel Commands	64
4.3	Northb	ound Frames	71
	4.3.1	Northbound CRC Modes	71
	4.3.2	Northbound Idle Frame	71
	4.3.3	Northbound Alert Frame	73
	4.3.4	Northbound Data Frames	75
	4.3.5	Northbound Status Frame	80
4.4	DRAM	Memory Timing	81
	4.4.1	Read Timing	82
	4.4.2	Write Timing	82
	4,4.3	Simultaneous Read and Write Data Transfers	გე
	4.4.4	DRAM Bus Segment Restrictions	
5		bility, Availability and Serviceability	
5.1	Overvi	ew.,,	87
5.2	Examp	le Error Flows	87
	5.2.1	Command Error Flow	87
	5.2.2	Write Data Error Flow	87
	5,2.3	Read Error Flow	88
5.3	Overvio	ew of Error Protection, Detection, Correction, and Logging	88
5.4		rotection and Detection Methods	90
	5.4.1	CRC Logic Used on Normal Southbound Frames	90
	5.4.2	Fall-over Southbound Frames	98
	5.4.3	Fail-Over Coullibration Lattice Cities	101 404
	5.4.4	CRC Generation: 14-bit Lane Northbound Data Frame	104
	5.4,5	13-bit Lane Northbound Data Frame	107 400
	5.4.6	12-bit Lane Northbound Data Frame	108 440
	5.4.7	Write and Read Data ECC Error Protection	110 110
5.5		ound Error Handling at the AMB	110 111
- 0	5.5.1	Exiting Command Error State	111 111
5.6	Northb	ound Error Handling at the AMB	 144
5,7		ound Error Handling at the Host	111
	5.7.1	Read Response Data Error Handling	110
5.8	5.7.2	oggingogging	112
a.o	CHOLL	UUUN 10	1 1 6-

	5.8.1 Logging of AMB Southbound Events	,
	5.8.2 Logging of Host Northbound Events	112
5.9	Error Injection	112
5.10	Fail-over Mode Operation	113
0,	5.10,1 Fail-over Mode Operation on Southbound Lanes	113
	5.10.2 Fail-over Mode Operation on Northbound Lanes	113
5.11	AMB Pass-through Functionality	113
5.12	Hot Add and Remove	114
3172	5.12.1 Hot Add Sequence	
	5,12.2 Hot Remove Sequence	114
	5.12.3 Hot Replace Sequence	115
5.13	Memory Initialization	,115
5.14	Thermal Trip Sensor	115

# FBDIMM Architecture and Protocol

# List of Tables

1-1	Terms and Definitions	
1-2	Revision History	3
1-3	Related Documents	4
2-4	AMB Addressing	
2-5	FBD DIMM Port High-Speed Signal Pin Count (Full 14-bit NB Option)	8
2-6	Northbound Bit Lane Options	12
3-7	Channel Initialization Timing Parameters	10
3-8	Disable State	
3-9	Training Sequence - TS0 (Training)	
3-10	Training Duration Estimate at DDR2-667	
3-11	Training State	
3-12	SB to NB Bit Lane Mapping	30
3-13	Training Sequence – TSI (Testing)	
3-14	Testing State	
3-15	NB Width Capability Field	
3-16	Training Sequence – TS2 (Polling)	
3-17	Polling State	
3-18	Training Sequence – TS3 (Config)	
3-19	Protocol Selection Field	
3-20	Config State	
3-21	NB Channel Width Selection	
3-22	SB_Config Field	
3-23	NB_Config Field	., 4¢
3-23	LO State	40 43
3-24	Calibrate State	1.42
3-25 3-26	Recalibrate State	
3-20 3-27	LOs State	
3-28	Self Refresh Entry	
3-20 3-29	Past Reset Duration Estimate for a 12 AMB system	
4-30	Common Features of Normal Southbound Frames	. 51
4-31	Common Features of Fail-over Southbound Frames	
4-31 4-32	Southbound Frame Type Encoding	, J , J , T
	Command Frame Format	. J/
4-33	Command Frame with Data Format	
4-34		
4-35	Wdata Address Delivery	עכ מא
4-36	Command+Wdata Frame Format (4-bit Devices)	., OU
4-37	Command+Wdata Frame Format (8-bit Devices)	QU
4-38		
4-39	Command Encoding	. O.J
4-40	DRAM Command Mapping Examples	. 64
4.41	Channel Command Encoding	. 00 22
4-42	Table 4-13: Per Rank CKE Command Bit Positions	
4-43	Soft Channel Reset Command Frame Format	
4-44	Sync Command Frame Pormat	
4-45	NOP Frame Format	
4-46	First Northbound Idle Frame Format	
4-47	Second Northbound Idle Frame Format	
4-48	Third Northbound Idle Frame Format	
4-49	Fourth Northbound Idle Frame Format	. 73
4-50	Alert Frame Replacing Second Idle Frame	. 75
4-51	14-bit Northbound Data Frame Format (with 4-bit Devices)	. 76

# JEDEC Standard No. 206

4-52	13-bit Northbound Data Frame Format (with 8-bit Devices)	77
4-53	13-bit Northbound Fail-Over Data Frame Format (8 bit Devices)	78
4-54	12-bit Northbound Data Frame Format (with Non-ECC 16-bit Devices)	79
4-55	Northbound Register Data Frame Format	79
4-56	Northbound Status Frame Format	80
4-57	Status Bit Description	81
5-58	AMB Responses to Error Conditions	
5-59	Host Responses to Error Conditions	89
5-60	Common Features of Normal Southbound Frames	91
5-61	Southbound Frame with 72 bit Write Data (4-bit Devices)	93
5-62	Southbound Frame with Three Commands	98
5-63	Common Features of Fail-over Southbound Frames (with 8-bit Devices)	99
5-64	Fail-over Southbound Frame With Three Commands	104
5-65	14-bit Northbound Data Frame Format (with 4-bit Devices)	105
5-66	13-bit Northbound Data Frame Format (with 8-bit Devices)	108
5-67	12-bit Northbound Data Frame Format (with 16-bit Devices)	110

# **FBDIMM Architecture and Protocol**

# List of Figures

2-1	FBD Channel Southbound and Northbound Paths	. 6
2-2	Sample FBD Channel Topologies	. 7
2-3	Clock Distribution Block Diagram	. 9
3-4	AMB Initialization Flow Diagram	. 15
3-5	In-band Control Signal Detectors	. 18
3-6	Initialization Sequence Flow	20
3-7	Alternative AMB Discovery Sequence Flows	22
3-8	Figure 3-5: Bit Lane Fail over Mechanism Example	42
3-9	Recalibrate Sequence Plow	46
3-10	LOs Sequence Flow	48
3-11	Fast Reset Sequence Flow	50
3-12	Hot-Add Reset Sequence Flow if Failure	53
4-13	"A", "B", and "C" Command Delivery Timing	62
4-14	Idle Frame LFSR Counter Example	71
4-15	Basic DRAM Read Data Transfers on FBD (RD)	82
4-16	FBack-to-back DRAM Read Data Transfers on FBD (RD-RD)	82
4-17	Basic DRAM Write Data Transfers on FBD (WR)	83
4-18	Write FIFO Minimum Fall Through Time	84
4-19	Write FIFO Maximum Fall Through Time	84
4-20	Write FIFO Maximum Pipelining of Writes for a Single DIMM	85
4-21	Simultaneous Read and Write Data Transfers on FBD (RD-WR-RD)	85

### FBDIMM: Architecture and Protocol

(From JEDEC Board Ballot, JCB-06-49, formulated under the cognizance of the JC-40 Committee on Digital Logic.)

## 1 Document Organization

The next four chapters of the FBD Channel Specification cover Channel Overview (Chapter 2), Initialization (Chapter 3), Channel Protocol (Chapter 4) and Reliability, Availability, and Serviceability (RAS) (Chapter 5).

### 1.1 List of Terms and Abbreviations

This document uses the following terms and abbreviations:

Note that the terms chipset and memory controller are used interchangeably throughout the rest of this document. The term motherboard is used as a generic term to describe the PCB onto which the memory controller is mounted. Actual implementations could have distributed memory controllers mounted on separate memory boards.

Table 1-1 - Terms and Definitions

TERM	Definition ·
АМВ	Advanced Memory Buffer
Chip disable	An ECC encoding specifically tailored for memory such that the data from any defective memory device can be reconstructed from some aggregate of surviving memory devices. Corrects data from failed device.
Bit Lane	A differential pair of signals in one direction.
D+ and D-	The D+ and D- terms used in this document are used to indicate the two conductors or signals of a differential signaling pair.
DDR	Double Data Rate (SDRAM)
DDR Branch	The minimum aggregation of DDR channels which operate in lock-step to support error correction. Two channels per branch supports x8 chip disable ECC. A rank spans a branch.
DDR Channel	A DDR channel consists of a data channel with 72 bits of data and an addr/cntri channel
DDR Data channel	A DDR data channel consists of 72 bits of data, divided into 18 data groups
DDR Data group	Each data group consists of 4 data signals and a differential strobe pair
DIMM	Dual In-Line Memory Module. A packaging arrangement of memory devices on a socketable substrate.
DIMM Slot	Receptacle (socket) for a DIMM. Also, the relative physical location of a specific DIMM on a DDR Channel.
DIMM Stack	Dual-ranked x4 DRAM DIMM physical topology: refers to two physical rows of DRAM "stacked" one above another
DRAM Page (Row)	The DRAM cells selected by the Row Address
DPM	Defects per million
DRAM	Dynamic Random Access Memory
ECC	Error Correction Code.
EMI	Electro-magnetic interference
FBD	Fully Buffered DIMM

Table 1-1 — Terms and Definitions (Cont'd)

<del></del>	Table 1-1 — Terms and Deliminous (Cont u)
TERM	Definition
Frame	Group of bits containing commands or data
HCSL	High-speed Current Steering Logic
Host	Memory controller agent on an FBD channel
ISI	Inter Symbol Interference
JEDEC	JEDEC Solid State Technology Association (once known as the Joint Electron Device Engineering Council)
JESD79	JEDEC Standard 79, DDR SDRAM Specification
Link	A dual-simplex communications path between two components. The collection of two Ports and their interconnecting bil lanes.
Mesochronous	Same frequency with unknown (but fixed) phase relation.
NB	Northbound
Northbound	The direction of signals running from the farthest DIMM toward the host.
Page Replace a.k.a. Page Miss, Row Hit / Page Miss	An access to a row that has another page open. The page must be transferred back from the sense amps to the array, and the bank must be pre-charged.
Page Hit	An access to an open page, or DRAM row. The data can be supplied from the sense amps at low latency.
Page Miss (Empty Page)	An access to a page that is not buffered in sense amps and must be fetched from DRAM array.
PLL	Phase Locked Loop
Port	In physical terms, a group of transmitters and receivers physically located on the same chip that define one end of a Link.
PTH .	Plated Through-Hole
PVT	Process, Voltage and Temperature
Rank	A DIMM is organized as one or two physical sets of memory, called ranks. Note that single rank or dual rank is different from single-sided or double-sided, e.g. a single rank DIMM build from x4 DRAM devices is actually double-sided. It is also common practice to distribute the 9 devices of an x8 DIMM between both sides of the DIMM to enhance the thermal performance of the module.
Resample	A resampler repeater is a serial data in and serial data out node that attenuates litter by re-generating the serial data using a clock recovered from the incoming data stream derived from a common reference clock. It also resets the voltage budget of the re-transmitted data.
Resync	A resync repeater is a serial data in and serial data out node that re-synchronizes data to a local clock after it has been sampled with a recovered clock derived from a common reference clock. The local clock is also generated from the same reference clock by a PLL multiplier. A drift compensation buffer is inserted between the two clock domains which absorbs the maximum link delay change over worst case voltage and temperature changes. Both the jitter and voltage budgets for the re-transmitted data are reset.
RPD	Return Path Discontinuity
SB	Southbound
SDRAM	Synchronous Dynamic Random Access Memory
Sì	Signal Integrity
Serial Present Detect (aka SMBus protocol)	A 2-signal serial bus used to read and write control registers in the AMB and SDRAM

Table 1-1 - Terms and Definitions (Cont'd)

TERM	Definition
SMBus	System Management Bus. Mastered by a system management controller to read and write configuration registers. Limited to 100KHz.
Southbound	The direction of signals running from the host controller toward the DIMMs.
SSC	Spread Spectrum Clocking, Utilized to lower EMI
SSO	Simultaneously Switching Outputs
SSTL_18	Series Stub Terminated Logic for 1.8V
Throttled	Temporarily prohibiting memory accesses when a thermal or electrical limit has been reached.
Unit Interval	Average time interval between voltage transitions of a signal
Vss	Ground (0V)
Vđđq	I/O buffer voltage for DDR-II buffers. Nominally 1.8V

## 1.2 Revision History

This document has been released in the following revisions:

Table 1-2 - Revision History

Version	Date	Changes
0.0	12/3/2003	Original revision
0.1	2/13/2004	Revision of all chapters to incorporate feedback
0.1a	5/3/2004	Added JEDEC Ballot Comments  2.1.3: added detail to SMBus addressing  3. Increased calibration time  3.1.2: added detail on determining clock train violation  3.3.3; Tx termination to remain on in disable state  3.3.3: Clarified disable state actions by reording table 3-8  3.3.4 & 3.3.5: Command to data fraction delay added in.  3.3.5 & 3.3.7; AMB with Last_AMB flag set loops back data  3.3.6: specified host operation in sending TS2 patterns  3.3.6: Clarified Mege_Disable bit funtionality  3.3.9.1: De-Emphasis disabled during calibrate  4.2.5 Table 4-41: corrected ERC and EL0s duration
<del></del>	3/16/2005	Added Editorial changes from September 2004 JEDEC meeting Added Ballot changes from March 2005 JEDEC meeting

# 1.3 Related Documents

Table 1-3 - Related Documents

Document	Revision	Description
FBD Connector Specification	Na	Connector physical parameters: pinout, footprint, mechanical drawing, and requirements
FBD Signaling Specification		PTP link parameters: signaling, I/O, and AC and DC parameters
FBD AMB Specification	Na	AMB Characteristics: pinout, package type, mechanical outline, footprint, AC/DC specs, power/thermal requirements, buffer TPT, special feature requirements (e.g. thermal sensor), & basics DFT
FBD DIMM Specification	Na .	FBD DIMM module parameters: multiple raw card designs, block diagrams, net topologies, routing details, timing budget, pin out, mech. Outline, stack up, and SPD requirements
SMBus	2.0	System Management Bus Specification http://smbus.org/specs/smbus20.pdf
DDRII JEDEC Spec	1	JEDEC DDR II SDRAM Data Sheet JC-42.3

## 2 Fully Buffered DIMM Overview

Higher CPU speeds are driving the need for higher memory bandwidth. Looking beyond DDR2-533, the existing "stub bus" architecture becomes unworkable. The number of DRAM devices per channel has been trending toward fewer devices per channel. This reduction in capacity reduces performance. Platform cost restrictions limit DRAM pin count increases, routing restrictions limits adding channels to maintain capacity, and differing DRAM interfaces require unique motherboard developments and products.

Fully Buffered DIMM (FBD) addresses these requirements by providing a high-bandwidth, large capacity channel solution that has a narrow host interface. Fully Buffered DIMMs use commodity DRAMs isolated from the channel behind a buffer on the DIMM that creates a pay-as-you-go cost structure. Memory device capacity remains high and total memory capacity scales with DRAM bit density.

This chapter describes the FBD Channel topology, physical signaling, clocking and data flow.

#### 2.1 Memory Channel

The FBD channel provides a communication path from a host controller to an array of DRAM devices. The DRAM devices are buffered behind one or more Advanced Memory Buffer (AMB) devices. The physical isolation of the DRAM devices from the channel enables the flexibility to enhance the communication path to significantly increase the reliability and availability of the memory subsystem.

#### 2.1.1 Link Widths

Figure 2-I shows a logical diagram of the FBD channel's southbound and northbound data paths. The channel interconnect actually consists of two unidirectional links: one in the southbound direction and the other in the northbound direction. The southbound data path running from the host to the DIMMs is 10 logical signals wide, and the northbound data path running from the DIMMs back to the host is 14, 13, or 12 logical signals wide. The width of the northbound link is application dependent. The host may support the link width or widths needed to provide the appropriate error detection coverage needed for the intended application. An AMB device on a non-ECC DIMM must support the 12 logical signal width. An AMB device on an ECC DIMM must support the 13 and 14 bit widths.

The southbound link may be operated in fail-over mode to map out a bad bit lane if supported by the host. The 14 or 13 bit width northbound link may be operated in fail-over mode to map out a bad bit lane if supported by the host. An AMB is required to support fail-over on the southbound link, and is required to support fail-over on the northbound link if ECC mode is supported (14 and 13 bit widths).

### Other Restrictions

Only one outstanding configuration read or write register transaction is allowed on the channel. A configuration register read begins with the command and ends with the data being returned to the host. A configuration write begins with the command and ends when the read data would have been returned if the command were a Read Config Reg. This is the same point that an Alert Frame would be generated if there were a CRC error on the Write Config Reg command. Allowing only one outstanding configuration transaction on the bus allows for proper replay of the Write Config Reg command following an Alert Frame.

A Soft Channel Reset requires NOP commands in all other command slots in the previous DRAM clock, the current DRAM clock, and the next 4 DRAM clocks.

Only one In-band Debug event may be sent within a DRAM clock.

The host controller is responsible for state and timing of the CKE pins vs. DRAM commands based on the DRAM specifications. A DRAM command and CKE command may target the same DIMM on the same DRAM clock provided that the DRAM specifications are met.

#### Examples;

A DRAM command may be issued to rank 1 on the same DRAM clock as a DRAM CKE per Rank command that changes the CKE of rank 0 while retaining a 1 on the CKE of rank 1.

A DRAM command may be issued to DIMM 2 on the same DRAM clock as a DRAM CKE Command per DIMM that targets all DIMMs, but retains the state the CKEs of DIMM 2 as 1.

### 4.2.3 Command Encoding

Commands are encoded into the 24 bit C[23:0] fields of Command frames. Table 4-39 defines the bit mapping of an example DRAM configuration and the channel commands into the C[23:0] field.

DRAM Cmnds	23	22	21	20	19	18	17	. 18	15	14	13	12	11	10	8	8	_7_	6	5	4	3	2	1	0
Activale	D\$2	DS1	DS0		JORA,	M Adde	RS	<u> </u>								Bank 8								
Write	DS2	081	DS0	٥_	1	1	85	<u> </u>						0	RAM	inik &	Addre	şş						
Read	DS2	DS1	080		1.	0	R\$							0	RAMI	lenk å	Addre	59						_
Precharge All	DS2	DS1	DS0	0	Lo.	7	R8	X	<u> X</u>	<u>Lx</u>	<u> </u>	┸	1	1	×	X	L×.	X	ΙΧ.	L×_	_x_	X	X	L
Precharge Single	DS2	051	DS0	0	0	1	RS	<u> </u>	DRAN	d Bank		<u> </u>	1 1	0	X	X	<u> </u>	X	X	_x_	X	<u> </u>	Х	
Avio (CBR) Refresh	DS2	051	DS0	_0_	٥	1	R8	Х	X	X	Х	. 1	Q	1	_ X_	Х	- X	X	<u> </u>	X	_X	X	X	12
Enter Self Retresh	DS2	DS1	DS0	0	0	1	RS	х	X	ĺχ	Х	1	0	0	X	Х	Х	Х	×	×	Х	X	Х	X
Exit Self Refresh / Exit Power Down	D\$2	DS1	DSO	Q	0	1	R5	х	х	×	Х	o.	1	1	X	х	х	х	х	x	х	×	х	)
Enter Power Down	DS2	DS1	DS0	ام	0	1	RS	×	X	X	X	0	1	0	X	×	Х	Х	х	X	Χ.	X	X	$\Box$
reserved	LX.	Х	Х	_0	0	1	Х	Х	X	X	Х	. 0	٥	Х	X	X	Х	X	X	X	X	X	Х	┌
Note: The values in "X" I Channel Crands							•		OP1					J I				r		E				
Debug: In-band Events	EV7	EV6	EV5	_0_	D .	-	1	1.	1	1	1	EVA	€\3		EV1	EV0	PV7	PV6	PV5	PV4		PV2	PV1	_
Debug: Relative Timing	PH5	PH4	РНЭ	0	0	۰		1	:	1	0	PH2	PHI	PHO	RT9	RT8	RT7	RT6	RT5	R14	RT3	RT2	RTI	RI
	-																						į	
	EX18			_0	0	0	-	۳,	1	0	_		_	EX10		EX8	EXT	EX6	EX5	EXA	EX3	EX2	区	2
reserved	X	X	X	0	9	0		1	0	×	х	X	х	X	X	χ	X	Х	Χ	Х	Х	Х	Х	
reserved reserved	X	X	X	0	0	0	1		X		X	X	X	Х	X	X	X	X	X	X	X X	X	X	×
Dabug: Exposed Info reserved reserved DRAM CKE per DIMM	X X DS2	X X D\$1	X	0	9	0		1	0	×	X X BCST	X	х	X	X	χ	X X DE7	X X DE6	X DE5	X DE4	X X DE3	X X D€2	X X DE1	X
reserved reserved DRAM CKE per DIMM	X	X	X	0	0	0	1	1	X	×	X	X	X	Х	X	X	X	X	X	X	X X	X	X	×
reserved reserved DRAM CKE per DIMM DRAM CKE per Rank	X X DS2	X X D\$1	X X DS0	0	0	0	1 0	1	0 X	X X	X X BCST	X X X	X X X	X X	X X	X X	X X DE7 D3	X DE6 D3	X DE5 D2	X X D£4	X X DE3	X X D€2 D1	X X 051 D0	DE D R
reserved reserved DRAM CKE per DIMM DRAM CKE per Rank Write Conse Reg	X X DS2 DS2	X X D\$1	X X DS0	0	0	0 0 0	1 0 0	1 0 1	0 X 1	X X	X X BCST BCST	X X X	X X X	х х х	X X X	X X X	X X DE7 D3 R1	X DE6 D3 R0	X DE5 D2 R1	X X DÉA CO	X X DE3 D1 R1	X X DE2 D1 R0	X X DE1 D0 R1	DE D
reserved reserved DRAM CKE per DIMM DRAM CKE per Rank Write Con5g Reg Read Confg Reg	X X DS2 DS2	X X D\$1 O\$1	X DS0 DS0	0 0	0 0	0 0	1 1 0 0	1 0 1	0 X 1 1	X X 1 0	X BCST BCST DS3	X X X X 29	х х х	X X X X A10	X X X A9	X X X X	X X DE7 D3 R1 A7	X DE6 D3 R0 A5	X DE5 D2 R1 A5	X DEA DEA RO A4	X X DE3 D1 R1 A3	X X DE2 D1 R0 A2	X DE1 D0 R1	X
reserved reserved DRAM CKE per DIMIM DRAM CKE per Rank Write Consig Reg Read Config Reg reserved	X X DS2 DS2 DS2	X X D\$1 O\$1 O\$1	X DS0 DS0 DS0	00000	0 0	0 0 0	1 0 0	1 1 1	0 X 1 1	X X 1 0	X BCST BCST DS3 DS3	X X X X PD	x x x x	X X X X A10	X X X X A9	X X X AB	X X DE7 D3 R1 A7	X DE6 D3 R0 A5	X DE5 D2 R1 A5	X DEA DEA RO RO AA	X DE3 D1 R1 A3	X X DE2 D1 R0 A2 A2	X DE1 D0 R1 0	DE D
reserved reserved	X X DS2 DS2 DS2 DS2 X	X X DS1 OS1 OS1 X	X X DS0 DS0 DS0 DS0 X	0 0 0 0 0	0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 0 0 0	1 1 1 0	0 X 1 0 0	X X 1 0 1 0	X X BCST BCST DS3 DS3 X	X X X X TED X X	X X X X X	X X X X A10 A10	X X X X A9	X X X X AB AB	X X DE7 D3 R1 A7 A7	X X DE6 D3 R0 A5 A5	X X DE5 D2 R1 A5 A5 X	X X DEA DEA RO AA X	X X DE3 D1 R1 A3 A3	X X DE2 D1 R0 A2 A2 X	X X DE1 D0 R1 0	D R

Table 4-39 - Command Encoding

#### 4.2.4 DRAM Commands

DRAM commands are generated by the host to access the DRAM devices behind each AMB buffer. The host has access to the DRAM devices as if the devices were directly connected to the host. The DS[2:0] field directs the command to one of the eight possible DRAM DIMMs on the FBD channel. The AMB decodes the DRAM commands and generates the control signals to the DRAM devices. The command delivery on the DRAM address and control signals (excluding CKE) use In command timing. In command timing means that the commands are present on the DRAM pins for a single clock cycle. The exact mapping of the control signals delivered to the DRAM devices are defined in the FBD AMB Specification.

AMB buffers may support more than one DRAM technology. The details of the mapping of bank and address bits from the commands to the DRAM devices are specified in the FBD AMB Specification. An example mapping is shown in Table 4-40. For complete details of the DRAM command encoding refer to the JEDEC SDRAM data sheets.

In the following table, the RS (Rank Select) bit specifies to the AMB which memory ranks located behind the buffer should be accessed. The other labels correspond to the familiar labels in the SDRAM data sheets. Rows labeled with an "\*" are speculative and may change as the JEDEC SDRAM data sheets mature.

Bit position 10 is used in the command encoding of the Precharge Single and Precharge All commands to allow the command bit to be mapped directly onto the DRAM address bit 10 to match the DRAM AP bit usage.

DDR2 Config		20	19	18	17	16	15	14	13 .	12	11	10	9	8	7	6	δ	4	3	2	. 1	Q
256Mb (64Mbx4) 1KB page	Row	1	Х	Х	R\$	X	χ	B1	B0	A12	A11	A10	A9	Αŝ	A7	A6	A5	A4	A3	A2	Ai	AO
	Col	Ó	1	ďΨ	RS	X	х	81	80	X	A11	AΡ	A9	A8	A7	ΑÐ	A5	A4	A3	A2	Aí	AO
512Mb (128Mbx4) 1K8 page	Row	1	X	X	RŞ	A13	Х	81	80	A12	A11	A10	A9	A8	A7.	A6 .	A5	A4	A3	A2	Ai	AO
	Col	Q	1	IM	RŞ	_X	Х	B1	₿0	X	A11	AΡ	Αġ.	A8 .	A7	A6	A5	A4	A3	A2	A1	ΑÜ
1Gb (256Mbx4) 1KB page	Row	_1	X	X	RS	A13	B2	B1	ВО	A12	A11	A10	A9	88	A7	A6	A5	A4	A3	A2	A1	A0
	Col	0	1	ΙŹΨ	RS	X	82	81	60	X	A11	AΡ	A9	Аθ	A7 .	A6	A5	A4	A3	A2	Ai	A
2Gb (512Mbx4) 1KB page	Row	_1	X	A14	RS	A13	B2	B1	80	A12	A11	A10	Α9	ΑĐ	A7	A6	A5	A4	A3	A2	Αī	AO
	Col	0	1	r/w	RS	X	82	B1	BÒ	×	A11	ΑP	A9	A8	A7	A6	A5	A4	A3	Ä2	Ai	AO
4Gb (1Gbx4) * 1KB page	Row	1	A15	A14	RS	A13	B2	Bí	80	A12	A11	A10	A9	ΑB	A7	A8	A5	A4	EΑ	A2	A1	ÃO
	Col	0	1	ιfw	R\$	X	B2	81	В0	Х	A11	ΑP	A9	A8	A7 1	A6	A5	A4	A3	A2	At	AO
· •	Row	1	Х	A14	ŔŜ	A13	<b>B</b> 2	В1	60	A12	A11	A10	A9	Aθ	A7	A6	A5	A4 -	A3	A2	Αī	AO
	Col	0	1	1th	RS	Х	B2	В١	80	A12	A11	AP	A9 .	A8	A7	A6	A6	A4.	АЗ	A2	Αı	AO

Table 4-40 — DRAM Command Mapping Examples

DRAM Read and Write commands always transfer complete bursts of data determined by the Burst Length field programmed into the DRAM MRS registers. A burst length of 4 will transfer 36 bytes and a burst length of 8 will transfer 72 bytes to/from each ECC DIMM. Non-ECC memory DIMMs support the Data Mask function.

Write accesses transfer the data from the write data FIPO located inside the AMB device on the DIMM. A register instructs the AMB when to drive the data after the Write command. The DDR2 specific Off-Chip Driver (OCD) Impedance Adjust command (EMRS access with A[9:7] = 100) also transfers data from the write data FIFO to the DRAM devices.

The host is responsible for memory ordering, FBD channel scheduling, and error handling.

### 4.2.5 Channel Commands

Channel commands include the Sync command, miscellaneous DRAM commands, configuration register read and write commands, and miscellaneous maintenance commands. Channel commands may include a DS[2:0] field to specify which DIMM the command is addressing, a 4-bit operation code field to define the command type, and an 11-bit address field. Table 4-41 defines the encoding of the Channel commands. The individual configuration registers are defined in the FBD AMB Specification Register chapter.