

1 David J. Miclean (CA Bar No. 115098/miclean@fr.com)  
 Shelley K. Mack (CA Bar No. 209596/mack@fr.com)  
 2 Robert J. Kent (CA Bar No. 250905/rjkent@fr.com)  
 FISH & RICHARDSON P.C.  
 3 500 Arguello Street, Suite 500  
 Redwood City, CA 94063  
 4 Telephone: (650) 839-5070  
 Facsimile: (650) 839-5071

5  
 6 Juanita Brooks (CA Bar No. 75934/brooks@fr.com)  
 FISH & RICHARDSON P.C.  
 12390 El Camino Real  
 7 San Diego, CA 92130  
 Telephone: (858) 678-5070  
 8 Facsimile: (858) 678-5099

9 Attorneys for Plaintiff  
 GOOGLE INC.

10  
 11 UNITED STATES DISTRICT COURT  
 12 NORTHERN DISTRICT OF CALIFORNIA  
 13 OAKLAND DIVISION

14  
 15 GOOGLE INC.,

16 Plaintiff,

17 v.

18 NETLIST, INC.,

19 Defendant.

Case No. 08-04144 SBA

**APPENDIX 1 TO GOOGLE'S  
 RESPONSIVE CLAIM  
 CONSTRUCTION BRIEF**

Date: November 12, 2009

Time: 9:00 a.m.

Place: Courtroom 3, 3<sup>rd</sup> Floor

Judge: Hon. Sandra Brown Armstrong

20 AND RELATED COUNTERCLAIMS.  
 21  
 22  
 23  
 24  
 25  
 26  
 27  
 28

1 Claim 1 of U.S. Patent No. 7,289,386 (“the ’386 patent) recites:

2 1. A memory module connectable to a computer system, the memory module  
3 comprising:  
4 a printed circuit board;  
5 a plurality of memory devices coupled to the printed circuit board, the  
6 plurality of memory devices having a first number of memory devices; and  
7 a logic element coupled to the printed circuit board, the [1] *logic element*  
8 *receiving a set of input control signals from the computer system*, [5] *the set*  
9 *of input control signals corresponding to a second number of memory devices*  
10 *smaller than the first number of memory devices*, the logic element generating  
11 a set of output [4] *control signals* in response to the set of input control signals,  
12 the set of output control signals corresponding to the first number of memory  
13 devices, wherein the plurality of memory devices are arranged in a first number  
14 of [2] *ranks*, and the set of input control signals corresponds to a second [7]  
15 *number of ranks of memory modules*, the second number of ranks less than the  
16 first number of ranks, wherein the logic element further responds to a first  
17 command [3] *signal* from the computer system by generating a second [6]  
18 *command signal* transmitted to the plurality of memory devices, [8] *the first*  
19 *command signal corresponding to the second number of ranks* and the second  
20 command signal corresponding to the first number of ranks.

21 '386 Patent, at 33:24-34:2 (emphasis and annotations added).

22 ///

23 ///

24 ///

25 ///

26 ///

27 ///

28 ///

29 ///

30 ///

31 ///

32 ///

33 ///

34 ///

35 ///

36 ///

37 ///

38 ///

No.	Google's Proposed Construction	Netlist's Proposed Construction
1.	<b>"logic element receiving a set of input control signals from the computer system"</b>	
	electronic circuitry operable to perform one or more particular functions and that receives input signals directly from the computer system	"logic element" means a hardware circuit that performs a predefined function on input signals and presents the resulting signals as its output
2.	<b>"rank"</b>	
	row	rows of memory devices
3.	<b>"signal"</b>	
	information presented on one or more pins of a device dedicated for that specific information	[1] no construction required, or, alternatively, [2] an event or phenomenon that conveys information
4.	<b>"control signals"</b>	
	signals presented on control pins of the logic element	signals, including address and command signals, that regulate system operations
5.	<b>"the set of input control signals corresponding to a second number of memory devices smaller than the first number of memory devices"</b>	
	the set of input control signals generated by the computer system to control a memory module having the second number of memory devices, based on the computer system understanding the memory module to have the second number of devices	[1] no construction required, or, alternatively, [2] the set of input control signals received from the computer system, which is configured to utilize a memory module having a second number of memory devices
6.	<b>"command signal"</b>	
	a signal presented on command pins of the logic element	a signal, such as a read, write, refresh, or precharge signal, that initiates a predetermined type of computer operation
7.	<b>"number of ranks of memory modules"</b>	
	no construction required	the common number of ranks in which memory devices are arranged on particular memory modules
8.	<b>"the first command signal corresponding to the second number of ranks"</b>	
	the first command signal generated by the computer system to command a memory module having the second number of ranks, based on the computer system understanding the memory module to have the second number of ranks	[1] no construction required, or, alternatively, [2] the first command signal received from the computer system, which is configured to utilize a memory module having the second number of ranks

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28

Claim 11 of the '386 patent recites:

11. The memory module of claim 1, wherein the set of input control signals comprises two [9] *chip-select signals* and an address signal and the set of output control signals comprises four chip-select signals.

'386 Patent, at 34:32-35 (emphasis and annotation added).

No.	Google's Proposed Construction	Netlist's Proposed Construction
9.	<b>"chip-select signal"</b>	
	signal presented on chip-select pins of the logic element	an address signal that enables the input and output of data to and/or from a memory device

Dated: August 25, 2009

FISH & RICHARDSON P.C.

By: /s/ David J. Miclean  
David J. Miclean

Attorneys for Plaintiffs  
GOOGLE, INC.

#50670012