

Exhibit D

1 TIMOTHY T. SCOTT (SBN 126971/tscott@kslaw.com)
GEOFFREY M. EZGAR (SBN 184243/gezgar@kslaw.com)
2 LEO SPOONER III (SBN 241541/lspooner@kslaw.com)
KING & SPALDING LLP
3 333 Twin Dolphin Drive, Suite 400
Redwood Shores, CA 94065
4 Telephone: (650) 590-0700
Facsimile: (650) 590-1900

5 SCOTT T. WEINGAERTNER (*pro hac vice*/sweingaertner@kslaw.com)
6 ROBERT F. PERRY (rperry@kslaw.com)
ALLISON ALTERSOHN (*pro hac vice*/aaltersohn@kslaw.com)
7 DANIEL MILLER (*pro hac vice*/dmiller@kslaw.com)
SUSAN KIM (*pro hac vice*/skim@kslaw.com)
8 MARK H. FRANCIS (*pro hac vice*/mfrancis@kslaw.com)
KING & SPALDING LLP
9 1185 Avenue of the Americas
New York, NY 10036-4003
10 Telephone: (212) 556-2100
Facsimile: (212) 556-2222

11
12 Attorneys for Defendant
GOOGLE INC.

14 UNITED STATES DISTRICT COURT FOR THE
15 NORTHERN DISTRICT OF CALIFORNIA
16 OAKLAND DIVISION

17 NETLIST, INC.,

18 Plaintiff,

19 v.

20 GOOGLE INC.,

21 Defendant.
22
23
24
25
26
27
28

Case No. CV09-05718 SBA
[Related to Case No: CV08-04144 SBA]

**DEFENDANT GOOGLE INC.'S
INVALIDITY CONTENTIONS
PURSUANT TO PATENT L.R. 3-3
AND 3-4**

1 Pursuant to Patent L.R. 3-3, Google Inc. (“Google”) hereby serves its Invalidity
2 Contentions on Plaintiff Netlist, Inc. (“Netlist”). In the absence of a claim construction order from
3 the Court, Google has based its Invalidity Contentions in part upon the disclosure of the
4 specification of U.S. Patent No. 7,619, 912 B2 (“the ‘912 Patent”) and, to the extent any apparent
5 construction of the asserted claims of the ‘912 Patent were advanced by Netlist in its Infringement
6 Contentions served on April 8, 2010, on any such asserted construction. Nothing herein should be
7 construed as an admission that Google agrees with Netlist’s apparent claim constructions. Google
8 expressly reserves the right to propose alternative constructions to those advocated by Netlist and
9 to request Netlist’s actual claim construction position during the claim construction portion of this
10 case. Google expressly reserves the right to challenge the sufficiency of Netlist’s Infringement
11 Contentions and any claims or claim terms that Netlist purports to have explicitly or implicitly
12 construed therein.

13 Prior art not included in this disclosure, whether or not now known to Google, may
14 become relevant depending on the claim constructions that Netlist asserts and the constructions
15 that this Court may adopt. Google’s own ongoing investigations may also uncover additional
16 prior art. The obviousness combinations of references under 35 U.S.C. § 103 that are provided
17 below and in the accompanying exhibits are merely exemplary and are not intended to be
18 exhaustive. Additional obviousness combinations of the references identified below are possible,
19 and Google reserves the right to use any such combinations in this litigation. In particular, Google
20 is currently unaware of the extent, if any, to which Netlist will contend that the art identified by
21 Google does not disclose limitations of the asserted claims. Should such an issue arise, Google
22 reserves the right to identify other references that would have made the addition of the allegedly
23 missing limitation to the disclosed device obvious.

24 Accordingly, Google reserves the right to supplement or modify these Invalidity
25 Contentions based on claim construction and further discovery and in a manner consistent with the
26 Federal Rules of Civil Procedure and this Court’s rules, including the Patent Local Rules. In
27 addition to these Invalidity Contentions and prior art identified herein, Google expressly
28

1 incorporates by reference in their entirety and reserves the right to rely upon any and all invalidity
2 contentions and prior art served in any other action involving the '912 Patent.

3 **I. IDENTIFICATION OF PRIOR ART**

4 Pursuant to Patent L.R. 3-3(a), and in light of Netlist's allegations set forth in its
5 Infringement Contentions and accompanying claim charts served on April 8, 2010, Google lists
6 below the prior art now known to Google which it contends anticipates or renders obvious Claims
7 1, 3, 4, 6-11, 15, 18-22, 24-25, 27-29, 31-34, 36-39, 41-45, and 50 (collectively, "the Asserted
8 Claims") of the '912 Patent.

9 Pursuant to Patent L.R. 3-3(a), Google identifies the following United States patents and
10 publications as prior art that anticipate or render obvious the Asserted Claims of the '912 Patent.
11 Google reserves the right to modify and/or supplement this list of prior art.

12 **Patents and Published Applications**

13 Number	14 Country of Origin	15 Date of Issue/Publication
16 U.S. Pat. Appl. No. 2006/0117152 A1 (GNET 000552-000568)	17 United States	18 June 1, 2006
19 U.S. Pat. No. 6,209,074 (GNET 001088-001097)	20 United States	21 March 27, 2001
22 U.S. Pat. No. 5,926,827 (GNET 000894-000901)	23 United States	24 July 20, 1999
25 U.S. Pat. No. 5,745,914 (GNET 000845-000858)	26 United States	27 April 28, 1999
28 U.S. Pat No. 4,368,515 (GNET 000616-000625)	United States	January 11, 1983
U.S. Pat. No. 6,414,868 (GNET 001109-001120)	United States	July 2, 2002
U.S. Pat. No. 5,581,498 (GNET 000772-000790)	United States	December 3, 1996
U.S. Pat. No. 6,961,281 (GNET 001298-001309)	United States	November 1, 2005
U.S. Pub. No. 2006/0044860 A1 (GNET 002302-002313)	United States	March 2, 2006

Number	Country of Origin	Date of Issue/Publication
U.S. Pat. No. 7,356,639 (GNET 001519-001571)	United States	April 8, 2008
U.S. Pat. No. 7,120,727 (GNET 001405-001418)	United States	October 10, 2006
U.S. Pat. No. 4,392,212 (GNET 000626-000635)	United States	July 5, 1983

Google further identifies those products and systems that practice the subject matter of the cited prior art and prior art that may be found in the future. Discovery relating to prior art products, systems, and inventions is ongoing, and Google reserves the ability to supplement these contentions with any additional prior art products, systems, and inventions it becomes aware of through this discovery.

II. STATUTORY BASIS FOR INVALIDITY

A. Anticipation (35 U.S.C. § 102) and Obviousness (35 U.S.C. § 103)

Pursuant to Patent L.R. 3-3(b) and 3-3(c), and in light of Netlist’s Infringement Contentions and accompanying claim chart served on April 8, 2010, Google attaches hereto as Exhibits 1-13 claim charts identifying prior art references that anticipate the Asserted Claims as well as combinations of prior art references which render the Asserted Claims obvious. The attached charts identify specifically where, in each alleged item of prior art, each element of each asserted claim is found.

Patent L.R. 3-3(b) requires Google to identify any combinations of prior art showing obviousness and “an explanation of why the prior art renders the asserted claim obvious.” Pursuant to the Supreme Court’s decision in *KSR Int’l Co. v. Teleflex, Inc.*, to the extent an express motivation to combine references is required under current law at all this requirement is minimal. For example, “any need or problem known in the field of endeavor at the time of invention and addressed by the patent can provide a reason for combining the element.” *KSR Int’l*, 550 U.S. 398, 402 (2007). In addition, “common sense” teaches that “a person of ordinary skill often will be able to fit the teachings of multiple patents together like pieces of a puzzle.” *Id.*

1 Moreover, the rationale for combining any of these references with others exists within the
 2 references themselves, as well as within the knowledge of those of ordinary skill in the art. These
 3 references identify and address the same technical issues and suggest very similar solutions to
 4 those issues. If and to the extent Netlist challenges the correspondence of any of these references
 5 with respect to particular elements of the asserted claims, Google reserves the right to supplement
 6 these Invalidity Contentions to identify a reason to combine particular references with one another
 7 with additional particularity. An index identifying the prior art discussed in each of the attached
 8 exhibits is provided below.

Invalidity Charts for the '912 Patent	
U.S. Pat. Appl. No. 2006/0117152 A1	Exhibit 1
U.S. Pat. No. 6,209,074	Exhibit 2
U.S. Pat. No. 5,926,827	Exhibit 3
U.S. Pat. No. 5,745,914	Exhibit 4
U.S. Pat No. 4,368,515	Exhibit 5
U.S. Pat. No. 6,414,868	Exhibit 6
U.S. Pat. No. 5,581,498	Exhibit 7
U.S. Pat. Appl. No. 2006/0117152 A1 in combination with U.S. Pat. No. 6,209,074	Exhibit 8
U.S. Pat. No. 6,209,074 in combination with U.S. Pat. No. 5,926,827	Exhibit 9
U.S. Pat. No. 6,209,074 in combination with U.S. Pat. No. 5,745,914	Exhibit 10
U.S. Pat. No. 6,209,074 in combination with U.S. Pat. No. 5,581,498	Exhibit 11
U.S. Pat. No. 6,209,074 in combination with U.S. Pat No. 4,368,515	Exhibit 12
U.S. Pat. No. 6,209,074 in combination with U.S. Pat. No. 6,414,868	Exhibit 13

27 In charts where Google identifies a combination of references, Google may rely upon a
 28 subset of the references or all of the references depending upon the Court's claim construction and

1 Google's own further investigation. Further, Google's identification of multiple references in any
2 given chart and contention that various combinations thereof render an asserted claim obvious
3 under 35 U.S.C. § 103 is in no way an admission or suggestion that each reference does not
4 independently anticipate the asserted claims under 35 U.S.C. § 102. The obviousness
5 combinations stated in the attached charts are merely exemplary and are not intended to be
6 exhaustive. Any of the references listed above in Section I for the '912 Patent may be combined
7 to render obvious, and therefore invalid, the asserted claims of the '912 Patent.

8 **B. Indefiniteness and Lack of Enablement (35 U.S.C. § 112 ¶¶ 1-2)**

9 Pursuant to Patent L.R. 3-3(d), Google attaches hereto as Exhibit 14 a claim chart that
10 identifies exemplary grounds of invalidity for the asserted claims based on indefiniteness and lack
11 of enablement and/or written description, under 35 U.S.C. § 112 ¶¶ 1-2.

12 **III. DOCUMENT PRODUCTION ACCOMPANYING PRELIMINARY**
13 **INFRINGEMENT CONTENTIONS (PATENT L.R. 3-4)**

14 Pursuant to Patent L.R. 3-4, Google has served, either concurrently with these Invalidity
15 Contentions or previously produced in related Case No. 08-04144-SBA, documentation required
16 by Pat. L.R. 3-4 (a) and (b). If Google subsequently acquires or locates any further documents
17 falling into the categories set forth in Patent L.R. 3-4, Google will produce such documents to
18 Netlist. Google reserves the right to rely on any such subsequently acquired and produced
19 documents.

20 **IV. ADDITIONAL PRIOR ART**

21 In addition to the prior art references identified above, Google lists below the following
22 patents, patent applications, printed publications, and products which are pertinent to the invalidity
23 of the '912 Patent. Google has not provided claim charts for each of these references either
24 because at this time Google does not intent to rely on them, because they have substantially
25 similar disclosures to other prior art for which invalidity charts have been provided, or because
26 they are used as supporting references in an obviousness combination. However, Google reserves
27 the right to revise its invalidity contentions to rely on these references to prove the invalidity of the
28

1 asserted claims of the '912 Patent in a manner consistent with the Federal Rules of Civil
 2 Procedure and this Court's Local Rules.

Patent or Published Application Number / Title	Date of Issue/Publication
Dell 827 Information Disclosure Statement (NETLG00005198)	September 4, 2007
U.S. Patent No. 4,392,212 (GNET 000626 - 000635))	July 5, 1983
U.S. Patent No. 5,247,643 (GNET 000697 - 000735)	September 21, 1993
U.S. Patent No. 5,426,753 (GNET 000747 - 000753)	June 20, 1995
U.S. Patent No. 5,703,826 (GNET 000835 - 000844)	December 30, 1997
U.S. Patent No. 5,805,520 (GNET 000859 - 000869)	September 8, 1998
U.S. Patent No. 5,959,930 (GNET 000902 - 000949)	September 28, 1998
U.S. Patent No. 6,154,418 (GNET 001043 - 001055)	November 28, 2000
U.S. Patent No. 6,453,381 (GNET 001121 - 001129)	September 17, 2002
U.S. Patent No. 6,518,794 (GNET 001162 - 001180)	February 11, 2003
U.S. Patent No. 6,681,301 (GNET 001199 - 001212)	January 20, 2004
U.S. Patent No. 6,785,189 (GNET 001241 - 001245)	August 31, 2004
U.S. Patent No. 6,807,125 (GNET 002254 - 002265)	October 19, 2004
U.S. Patent No. 6,813,196 (GNET 001246 - 001251)	November 2, 2004
U.S. Patent No. 6,944,694 (GNET 001275 - 001297)	September 13, 2005
U.S. Patent No. 6,981,089 (GNET 001310 - 001323)	December 27, 2005
U.S. Patent No. 6,982,893 (GNET 001342 - 001347)	January 3, 2006
U.S. Patent No. 6,996,686 (GNET 001348 - 001356)	February 14, 2006
U.S. Patent No. 7,046,538 (GNET 001393 - 001404)	May 16, 2006
U.S. Patent No. 7,120,727 (GNET 001405 - 001418)	October 10, 2006
U.S. Patent No. 7,200,021 (GNET 001467 - 001476)	April 3, 2007
U.S. Patent Application Publication: US 2001/0052057 A1 (GNET 000369 - 000386)	December 31, 2001

Patent or Published Application Number / Title	Date of Issue/Publication
U.S. Patent Application Publication: US 2002/0088633 A1 (GNET 000387 - 000405)	July 11, 2002
U.S. Patent Application Publication: US 2003/0063514 A1 (GNET 000406 - 000417)	April 3, 2003
U.S. Patent Application Publication: US 2003/0191995 A1 (GNET 002266 - 002276)	October 9, 2003
U.S. Patent Application Publication: US 2003/0210575 A1 (GNET 002277 - 002301)	November 11, 2003
U.S. Patent Application Publication: US 2004/0037158 A1 (GNET 000461 - 000472)	February 26, 2004
U.S. Patent Application Publication: US 2005/0036378 A1 (GNET 000484 - 000528)	February 17, 2005
U.S. Patent Application Publication: US 2005/0281096 A1 (GNET 000529 - 000551)	December 22, 2005
U.S. Patent Application Publication: US 2006/0126369 A1 (GNET 000569 - 000578)	June 15, 2006
U.S. Patent Application Publication: US 2006/0129755 A1 (GNET 000579 - 000589)	June 15, 2006
U.S. Patent No. 6,961,281 (GNET 001298-1309)	March 17, 2005
U.S. Patent No. 7,356,639 (GNET 001519-1571)	April 8, 2008
U.S. Patent Application Publication: 2006-0044860 (GNET 002302 - 2313)	March 2, 2006
U.S. Patent No. 4,633,429 (GNET000636-642)	December 30, 1986
U.S. Patent No. 4,958,322 (GNET000643-653)	September 18, 1990
U.S. Patent No. 4,961,172 (GNET000654-671)	October 2, 1990
U.S. Patent No. 4,980,850 (GNET000672-696)	December 25, 1990
U.S. Patent No. 5,345,412 (GNET000736-746)	September 6, 1994
U.S. Patent No. 5,483,497 (GNET000754-771)	January 9, 1996
U.S. Patent No. 5,699,542 (GNET000805-818)	December 16, 1997
U.S. Patent No. 5,822,251 (GNET000870-888)	October 13, 1998
U.S. Patent No. 5,966,736 (GNET000958-982)	October 12, 1999

Patent or Published Application Number / Title	Date of Issue/Publication
U.S. Patent No. 6,108,745 (GNET001019-1042)	August 22, 2000
U.S. Patent No. 6,185,654 (GNET001056-1087)	February 6, 2001
U.S. Patent No. 6,487,102	November 26, 2002
U.S. Patent No. 6,646,949 (GNET001181-1189)	November 11, 2003
U.S. Patent No. 6,674,684 (GNET001190-1198)	January 6, 2004
U.S. Patent No. 6,697,888 (GNET001213-1222)	February 24, 2004
U.S. Patent No. 6,742,098 (GNET001223-1240)	May 25, 2004
U.S. Patent No. 6,834,014 (GNET001252-1274)	December 21, 2004
U.S. Patent No. 6,982,892 (GNET001324-1341)	January 3, 2006
U.S. Patent No. 7,007,130 (GNET001357-1392)	February 28, 2006
U.S. Patent No. 7,124,260 (GNET001419-1436)	October 17, 2006
U.S. Patent No. 7,133,960 (GNET001437-1444)	November 7, 2006
U.S. Patent No. 7,181,591 (GNET001445-1466)	February 20, 2007
U.S. Patent No. 7,266,639 (GNET001477-1487)	September 4, 2007
U.S. Patent No. 7,281,079 (GNET001488-1504)	October 9, 2007
U.S. Patent No. 7,346,750 (GNET001505-1518)	March 18, 2008
U.S. Patent Application Publication: US 2003-0090879 (GNET000418-0460)	May 15, 2003
U.S. Patent Application Publication: US 2004-0201968 (GNET000473-0483)	October 14, 2004
U.S. Patent Application Publication: US 2006-0179206 (GNET000590-0599)	August 10, 2006
U.S. Patent Application Publication: US 2006-0267172 (GNET000600-0615)	November 30, 2006
WO 1992/002879	February 20, 1992
WO 1994/007242	March 31, 1994
WO 1995/034030	December 14, 2005
WO 2002/058069	July 25, 2002

Patent or Published Application Number / Title	Date of Issue/Publication
WO 2003/017283	February 27, 2003
WO 2003/069484	August 21, 2003
WO 2006/055497	May 26, 2006
U.S. Patent No. 6,502,161 (GNET001141-1161)	December 31, 2002
U.S. Patent No. 6,553,450	April 22, 2003
U.S. Patent No. 6,639,820	October 28, 2003
U.S. Patent No. 6,683,372	January 27, 2004
U.S. Patent No. 6,968,440	November 22, 2005
U.S. Patent No. 6,970,968	November 29, 2005
U.S. Patent No. 7,078,793	July 18, 2006
U.S. Patent No. 7,266,634	September 4, 2007
U.S. Patent No. 7,363,422	April 22, 2008
U.S. Patent No. 7,155,627	December 26, 2006

Publication Title	Date of Publication
DM74LS138 • DM74LS139, Decoder/Demultiplexer, Fairchild Semiconductor Corp., August 1986, Revised March 2000 (GNET001928-1935)	August 1986
Extended abstract: Dynamically reconfigurable heterogeneous multi-processor systems with transputer-controlled communication, Tudruj, M., Journal of Systems Architecture, Vol. 43, pp. 27-32 (1997) (GNET002248-2253)	March, 1997
A 32-Bit SoPC Implementation of a P5, Toal, C., Proceedings of the Eighth IEEE International Symposium on Computers and Communication (ISCC'03), IEEE, 1530-1346/03, 2003 (GNET001936-1939)	July 2003
A banked-promotion translation lookaside buffer system, Lee, J., Journal of Systems Architecture, Vol. 47, pp. 1065-1078, (2002) (GNET001940-1952)	August 2002

Publication Title	Date of Publication
A Fully-Programmable Memory Management System Optimizing Queue Handling at Multi Gigabit Rates, Kornaros, G., 5.1, pp. 54 - 59 (GNET001953-1958)	June 2003
Accelerating system integration by enhancing hardware, firmware, and co-simulation, Schubert, K., et al. , IBM J. Res. & Dev. Vol. 48, No. 3/4, May/July 2004 (GNET001959-1971)	May/July 2004
Access Rate/Availability Improvement Logic for Dynamic Memories, Grimes, WD, IBM Techn. Discl. Bulletin, pp. 2678-2681, Oct. 1982, (GNET001972-1974)	October 1982
MPC8260 SDRAM Support, Freescale Semiconductor, Appl. Note, Doc. Number: AN2165/D, Rev. 1, 10/2006	October 2006
An 88-Way Multiprocessor Within An FPGA With Customizable Instructions, Hoare, R., Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS'04), 2004 (GNET001974-1982)	April 2004
An Enable Signal Circuit for Multiple Small Banks, IBM Techn. Discl. Bulletin, IP.com number: IPCOM000015887D, June 1, 2002, IP.com Electronic Publication: June 21, 2003 (GNET001983-1987)	June 1, 2002
An on-chip cache compression technique to reduce decompression overhead and design complexity, Lee, J., Journal of Systems Architecture Vol. 46, pp. 1365-1382, (2000) (GNET001988-2005)	December 2000
Bank Striping Of Data Across Internal SDRAM Banks, IBM Technical Disclosure Bulletin, IP.com number: IPCOM000013697D, August 1, 2000, IP.com Electronic Publication: June 18, 2003 (GNET002006-2008)	August 1, 2000
Chip Select Circuit for Multi-Chip RAM Modules, Fitzgerald, B.F., et al., IBM Technical Disclosure Bulletin, pp. 3932-3934, Dec. 1, 1984, IP.com number: IPCOM000044404D, IP.com Electronic Publication: February 5, 2005 (GNET002028-2030)	December 1, 1984
Chip Select Decoder Circuit, Smith, B.A., IBM Technical Disclosure Bulletin, pp. 5826-5827, March 1, 1985, IP.com Number: IPCOM000063400D, IP.com Electronic Publication: February 18, 2005 (GNET002031-2033)	March 1, 1985

Publication Title	Date of Publication
Chip Select Technique for Multi Chip Decoding, Hession, J., IBM Technical Disclosure Bulletin, pp. 1563-1564, Sept. 1, 1978, IPCOM000070404D, IP.com Electronic Publication: February 21, 2005 (GNET002034-2036)	September 1, 1978
Concurrency, Latency, or System Overhead: Which Has the Largest Impact on Uniprocessor DRAM-System Performance?, Cuppu, V., et al., IEEE, pp. 62-71, 2001, Proceedings of the 28th International Symposium on Computer Architecture, June 30–July 4, 2001 (GNET002037-2046)	July 2001
Continuous RAS Access Method in Multiple-bank DRAM Chip, Sunaga, T, et al., IBM Technical Disclosure Bulletin, Vol. 41, No. 414, pp. 10-48, Article 41473, October 1, 1998, IP.com No: IPCOM0001233750, IP.com Electronic Publication: April 4, 2005 (GNET002047-2049)	October 1, 1998
Designing a Modern Memory Hierarchy with Hardware Prefetching, Lin, W., IEEE Transactions On Computers, Vol. 50, No. 11, pp. 1202-1217, Nov. 2001 (GNET002050-2065)	November 2001
Designing And Implementing A Fast Crossbar Scheduler, Gyuapta, P., IEEE Micro, pp. 20-28, 1999 (GNET002066-2074)	January-February 1999
Distributed Memory Mapping, IBM Technical Disclosure Bulletin, October 1, 2000, IP.com No: IPCOM0000147880, IP.com Electronic Publication: June 20, 2003 (GNET002075-2077)	October 1, 2000
Dual Addressable Memory, Pelling, R.D., et al., IBM Technical Disclosure Bulletin, January 1, 1978, pp. 3259-3260, IP.com No: IPCOM000068610D, IP.com Electronic Publication: February 20, 2005 (GNET002080-2082)	January 1, 1978
Embedded Memory in System-on-Chip Design: Architecture and Prototype Implementation, Jin, H., et al., IEEE, pp. 141- 146, 2003 (GNET002083-2088)	May 2003
Enhancement of Memory Card Redundant Bit Usage Via Simplified Fault Alignment Exclusion, Implementation, Arlington, DL, IBM Technical Disclosure Bulletin, pp. 507-509, July 1987 (GNET002089-2090)	July 1987

Publication Title	Date of Publication
Fast Multichip Memory System With Power Select Signal, Blum, A, IBM Technical Disclosure Bulletin, pp. 1057-1058, Aug. 1979 (GNET002091-2092)	August 1979
Fet Ram Chip Double Density Scheme, Gray, K., IBM Technical Disclosure Bulletin, p. 2927, Oct. 1, 1984, IP.com No: IPCOM000043942D, IP.com Electronic Publication: Feb. 5, 2005 (GNET002093-2095)	October 1, 1984
FPGA: take Five, www.electronicnews.com , Aug. 26, 2002, p. 24 (GNET002096)	August 26, 2002
High Density Memory Selection Circuit, Yao, YL, IBM Technical Disclosure Bulletin, pp. 2042-2044, Dec. 1, 1972, IP.com No: IPCOM000078218D, IP.com Electronic Publication: Feb. 25, 2005 (GNET002097-2100)	December 1, 1972
High-Performance DRAMs in Workstation Environments, Cuppu, V., IEEE Transactions On Computers, Vol. 50, No. 11, pp. 1133-1153, Nov. 2001 (GNET002101-2120)	November 2001
IBM's S/390 G5 Microprocessor Design, Siegel, T., (IBM Corp.), IEEE - March-April 1999, pp. 12-23 (GNET002121-2132)	March-April 1999
Input/Output Chip Select Doubler, Bennayoun, A, IBM Technical Disclosure Bulletin, April 1, 1995, Vol. 38, No. 4, p. 237-240, IP.com No: IPCOM000115289D, IP.com Electronic Publication: March 30, 2005 (GNET002133-2137)	April 1, 1995
Interface Synthesis using Memory Mapping for an FPGA Platform, Luthra, M., Proceedings of the 21st International Conference on Computer Design (ICCD'03), IEEE 2003 (GNET002138-2143)	October 2003
WSI Aims Programmable MCU Peripherals At DSPs - Integrated Solution Can Stand In For Two Chips, Electronic Buyer's News, n. 927 , p. 39, 1994	1994
Logic and Decoder Arrangement for Controlling Spill/Wrap Boundaries of a Bit-Addressable Memory Decoder, Matick, R., IBM Technical Disclosure Bulletin, pp 3699-3702, Dec. 1984 (GNET002156-2158)	December 1984
Logic Processor for Logic Simulation Machine, Denneau, M., IBM Technical Disclosure Bulletin, Vol. 25, No. 1, pp. 91-94, June 1982 (GNET002158)	June 1982

Publication Title	Date of Publication
Memory Expansion Technology (MXT): Software Support and Performance, Abali, B., IBM J. Res. & Dev. Vol. 45, No. 2, pp. 287-300, March 2001 (GNET002160-2173)	March 2001
Method for a high-performance DRAM address mapping mechanism, IP.com No: IPCOM000008164D, IP.com Electronic Publication: May 22, 2002 (GNET002174-2178)	May 22, 2002
Method For Memory Probing On A Multiple-DIMM Bus, IP.com No: IPCOM000019063D, IP.com Electronic Publication: August 27, 2003 (GNET002179-2181)	August 27, 2003
Method for Multiple Device Interface Testing Using A Single Device, IP.com Electronic Publication: October 16, 2002, IP.com number: IPCOM000010054D (GNET002182-2185)	October 16, 2002
Method of Executing Manufacturing ROM Code Without Removing System Roms, Arroyo, RX, IBM Technical Disclosure Bulletin, Nov. 1, 1989, pp. 479-480, IP.com Electronic Publication: January 29, 2005, IP.com No: IPCOM000037214D (GNET002186-2188)	November 1, 1989
Partial Two Way Mapping Technique, Ofek, H., IBM Technical Disclosure Bulletin, pp. 429-430, Aug. 1969 (GNET002189-2190)	August 1969
Planar Memory Boundary Registers with Remap Feature, Stelzer, K., IBM Technical Disclosure Bulletin, pp. 627-628, Nov. 1993 (GNET002191-2192)	November 1993
Program Controlled Paging Scheme for Memory Expansion, IBM Technical Disclosure Bulletin, Dec. 1, 1982, p. 3865, IP.com number: IPCOM000050954D , IP.com Electronic Publication: February 10, 2005 (GNET002193-2195)	December 1, 1982
Programmable Memory Address Decoding For Microprocessor Memory Devices, Paldan, D., Motorola Technical Disclosure Bulletin, March 1, 1983, IP.com number: IPCOM000005486D, IP.com Electronic Publication: October 9, 2001 (GNET002196-2198)	March 1, 1983
"Programmable Logic: What's it to Ya?," How Programmable Logic Works, Barr, Michael, Embedded Systems Programming, June 1999, pp. 75-84. (GNET002122-2206)	June 1999

Publication Title	Date of Publication
Prototype Implementation and Evaluation of a Multibank Embedded Memory Architecture in Programmable Logic, Jin, H., IEEE, 2003, pp. 13-16 (GNET002207-2210)	August 2003
Read-Select Capability for Static Random-Access Memory, Matick, R., IBM Technical Disclosure Bulletin, pp. 6640-6642, April 1985 (GNET002214-2216)	April 1985
Shuffle Your Chips For Better Performance, Plotnick, N., PC Week - Netweek, p. 90, Aug. 17, 1998 (GNET002217)	August 17, 1998
Use Of Partially Good Memory Chips, Meyers, R., IBM Technical Disclosure Bulletin, Feb. 1, 1979, pp. 3582-3583, IP.com number: IPCOM000066246D, IP.com Electronic Publication: February 19, 2005 (GNET002233-2235)	February 1, 1979
Read Only Store Memory Extension, Kane, M., et al., IBM Technical Disclosure Bulletin, Feb. 1, 1975, pp. 2695-2696, IP.com No: IPCOM000082845D, IP.com Electronic Publication: Feb. 28, 2005 (GNET002211-2213)	February 1, 1975
QBM Alliance, "Quad Band Memory: DDR 200/266/333 devices producing DDR 400/533/667," January 23-24, 2002.	January 23-24, 2002
Miles J. Murdocca and Vincent P. Heuring, Principles of Computer Architecture, 2000.	2000
U.S. Patent Application Publication: US 2005/0138267 A1	June 23, 2005
A Performance Comparison of Contemporary DRAM Architectures, Cuppu, V., Proceedings of the 26th International Symposium on Computer Architecture, May 2-4, 1999 (GNET 002236 - 002247)	May, 1999
Micron DDR SDRAM RDIMM MT36VDDF12872 – 1GB MT36VDDF25672 – 2GB	2002

Products	Company	Date of First Sale/Public Use
ProLiant 7000 Server	Compaq	June 1998

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

DATED: May 14, 2010

KING & SPALDING LLP

By: /s/ Allison Altersohn
Allison Altersohn

Attorneys for Defendant
GOOGLE INC.

1 **CERTIFICATE OF SERVICE**

2 I hereby certify that a true and correct copy of *DEFENDANT GOOGLE INC.'S*
3 *INVALIDITY CONTENTIONS PURSUANT TO PATENT L.R. 3-3 AND 3-4* is being served by
4 electronic mail upon the following counsel of record on this 14th day of May, 2010:

5 **PRUETZ LAW GROUP LLP**

6 Adrian M. Pruetz (Bar No. CA 118215)

7 Email: ampruetz@pruetzlaw.com

8 Erica J. Pruetz (Bar No. CA 227712)

9 Email: ejpruetz@pruetzlaw.com

200 N. Sepulveda Blvd., Suite 1525

El Segundo, CA 90245

Telephone: (310) 765-7650

Facsimile: (310) 765-7641

10 **LEE TRAN & LIANG APLC**

11 Enoch H. Liang (Bar No. CA 212324)

12 Email: ehl@ltlcounsel.com

13 Steven R. Hansen (Bar No. CA 198401)

14 Email: srh@ltlcounsel.com

15 Edward S. Quon (Bar No. CA 214197)

16 Email: eq@ltlcounsel.com

17 601 S. Figueroa Street, Suite 4025

18 Los Angeles, CA 90017

19 Telephone: (213) 612-3737

20 Facsimile: (213) 612-3773

21 /s/ Allison Altersohn

22 Allison Altersohn

Exhibit 14: Invalidity under 35 U.S.C. § 112

Claim 1 of the '912 Patent recites in relevant part “the circuit generating a set of output control signals in response to the set of input control signals, the set of output control signals corresponding to the first number of DDR memory devices arranged in the first number of ranks.” The '912 patent does not contain any disclosure relating to generation of a set of output control signals that corresponds to the first number of ranks (which is the number of ranks on the printed circuit board). Instead, the '912 patent discloses only that the circuit generates a command signal that is sent to an individual rank or ranks selected by the circuit, and does not “correspond to” any number of ranks at all, under any interpretation of the word “correspond.”

Not only is there a lack of support in the '912 specification for the claimed element, but also the claimed invention is not supported in the Figures presented as required under 37 CFR § 1.83 and MPEP § 608.02(d). The testimony of Dr. Turley in the '386 litigation has confirmed that there is no illustration that shows the claimed element of a second control signal that corresponds to the first number of ranks. Dr. Turley stated that command signals are not shown at all in Figure 1A and B and to the extent that they are shown as Column address strobe (CAS) signals in Figure 3, they do not correspond to the first number of ranks since they address only one rank each. Turley Rough Dep. Trans. at 121:13-123:3. The '912 patent does not show that the inventors of the '912 patent were in possession of the claimed invention at the time the patent was issued, nor does it enable a person of skill in the art to make and use the claimed invention without undue experimentation. Therefore, at least claim 1 is invalid for lack of written description and/or enablement under 35 U.S.C. § 112 ¶ 1 as interpreted by MPEP §§ 2161, 2162, 2163.01, 2163.02, 2163.03, 2164 and 2164.08.