

United States District Court
For the Northern District of California

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

E-filed: 12/2/2008

IN THE UNITED STATES DISTRICT COURT
FOR THE NORTHERN DISTRICT OF CALIFORNIA
SAN JOSE DIVISION

HYNIX SEMICONDUCTOR INC., HYNIX
SEMICONDUCTOR AMERICA INC.,
HYNIX SEMICONDUCTOR U.K. LTD., and
HYNIX SEMICONDUCTOR
DEUTSCHLAND GmbH,

Plaintiffs,

v.

RAMBUS INC.,

Defendant.

No. CV-00-20905 RMW

ORDER ON HYNIX'S MOTIONS FOR
JUDGMENT AS A MATTER OF LAW OR A
NEW TRIAL REGARDING CLAIMS
CONTAINING THE LIMITATION "DELAY
LOCKED LOOP," "READ REQUEST,"
"ACCESS TIME REGISTER," OR "IN
RESPONSE TO A RISING/FALLING EDGE"

[Re Docket Nos. 2068, 2069, 2070, and 2071]

Following the jury verdict rendered on April 24, 2006 in the patent trial in favor of defendant Rambus Inc. ("Rambus"), plaintiffs Hynix Semiconductor Inc., Hynix Semiconductor America Inc., Hynix Semiconductor U.K. Ltd., and Hynix Semiconductor Deutschland GmbH (collectively "Hynix") moved for judgment as a matter of law or, in the alternative, for a new trial on the issue of infringement of the claims containing any of the following limitations: "delay locked loop," "read request," "access time register," or "in response to a rising/falling edge." Rambus opposed the motions. The court has reviewed the papers and considered the arguments of counsel. For the reasons set forth below, the court denies Hynix's motions for judgment as a matter of law and, in the alternative, for a new trial.

ORDER ON HYNIX'S MOTIONS FOR JUDGMENT AS A MATTER OF LAW OR A NEW TRIAL REGARDING CLAIMS CONTAINING THE LIMITATION "DELAY LOCKED LOOP," "READ REQUEST," "ACCESS TIME REGISTER," OR "IN RESPONSE TO A RISING/FALLING EDGE"—C-00-20905 RMW
SPT / TSF

I. BACKGROUND

Prior to the jury trial in this case, the court conducted a claim construction hearing. The court construed the disputed claim terms in a Claim Construction Order and accepted the parties' stipulated construction of certain other terms. *Hynix Semiconductor, Inc. v. Rambus Inc.*, 2004 WL 2610012 (N.D. Cal. Nov. 15, 2004). At trial, the jury was given the court's construction of the relevant terms and tasked with the responsibility of determining whether the limitations in the claims at issue are found in the accused products. The jury's verdict rendered on April 24, 2006 found infringement as alleged by Rambus. Hynix in the instant motion contends that the accused SDRAM and DDR SDRAM ("DDR") representative products do not literally satisfy the limitations which require: (1) a "delay locked loop" in claim 40 of U.S. Patent No. 6,426,916 (" '916 patent"), claim 34 of U.S. Patent No. 5,915,105 (" '105 patent"), and claim 33 of U.S. Patent No. 6,034,918 (" '918 patent"); (2) a "read request" in claims 24 and 33 of the '918 patent; (3) an "access time register" in claims 9, 28, and 40 of the '916 patent and claim 24 of the '918 patent; and (4) an output "in response to a rising/falling edge" transition of an external clock signal in claims 32 and 36 of U.S. Patent No. 6,378,020 (" '020 patent"). Hynix further contends that the "delay locked loop" and "read request" claim limitations are not infringed, as a matter of law, under the doctrine of equivalents.

The infringement questions raised in Hynix's current motion were the subject of pretrial summary judgment motions on infringement. The court issued the following orders on those motions:

Date & Docket No.	Party Asserting Motion and Relief Sought	Limitation at Issue	Result
5/12/2005 #1067	Hynix-non-infringement of "read request" under DOE	"read request"	Denied
5/12/2005 #1068	Rambus-literal infringement of "in response to a rising/falling edge"	"in response to a rising/falling edge"	Denied

1	2/24/2006 #1020	Rambus-literal infringement of "delay locked loop"	"delay locked loop"	Denied
2				
3	3/17/2006 #1883	Rambus-literal infringement of "access time register"	"access time register"	Denied
4				

5 The court now reviews the non-infringement contentions raised by Hynix's post-trial motions
6 for judgment as a matter of law or, in the alternative, a new trial.

7 II. ANALYSIS

8 A. Legal Standards

9 1. Judgment as a Matter of Law

10 Under Rule 50(a) judgment as a matter of law is warranted where "a party has been fully
11 heard on an issue and there is no legally sufficient evidentiary basis for a reasonable jury to find for
12 that party on that issue." *Reeves v. Sanderson Plumbing Prods., Inc.*, 530 U.S. 133, 149 (2000).
13 Judgment as a matter of law may be granted where "the evidence, construed in the light most
14 favorable to the nonmoving party, permits only one reasonable conclusion, and that conclusion is
15 contrary to that of the jury." *White v. Ford Motor Co.*, 312 F.3d 998, 1010 (9th Cir. 2002). A court
16 reviews all the evidence in the record, but it disregards evidence favorable to the moving party that
17 the jury is not required to believe:

18 [I]n entertaining a motion for judgment as a matter of law, the court should review
19 all of the evidence in the record. . . . [T]he court must draw all reasonable inferences
20 in favor of the nonmoving party, and it may not make credibility determinations or
21 weigh the evidence. Credibility determinations, the weighing of the evidence, and
22 the drawing of legitimate inferences from the facts are jury functions, not those of
23 a judge. Thus, although the court should review the record as a whole, it must
24 disregard all evidence favorable to the moving party that the jury is not required to
25 believe. That is, the court should give credence to the evidence favoring the
26 nonmovant as well as that evidence supporting the moving party that is
27 uncontradicted and unimpeached, at least to the extent that that evidence comes from
28 disinterested witnesses.

Reeves, 530 U.S. at 150 (internal quotation marks and citations omitted).

2. Motion for a New Trial

A court may grant a new trial "for any of the reasons for which new trials have heretofore

1 been granted in actions at law in the courts of the United States." Fed. R. Civ. P. 59(a). In a motion
2 for a new trial, the district court "can weigh the evidence and assess the credibility of witnesses, and
3 need not view the evidence from the perspective most favorable to the prevailing party." *Landes*
4 *Constr. Co. v. Royal Bank of Canada*, 833 F.2d 1365, 1371 (9th Cir. 1987). Even where the verdict
5 is supported by substantial evidence, a new trial may be warranted if "the verdict is contrary to the
6 clear weight of the evidence, or is based upon evidence which is false, or to prevent, in the sound
7 discretion of the trial court, a miscarriage of justice." *United States v. 4.0 Acres of Land*, 175 F.3d
8 1133, 1139 (9th Cir. 1999). However, "a district court may not grant or deny a new trial merely
9 because it would have arrived at a different verdict." *Id.* While there is no formulaic test for
10 determining whether a verdict is contrary to the clear weight of the evidence, "[i]f, having given full
11 respect to the jury's findings, the judge on the entire evidence is left with the definite and firm
12 conviction that a mistake has been committed, it is to be expected that he will grant a new trial."
13 *Landes Constr.*, 833 F.2d at 1372; *see also Koito Mfg. Co. v. Turn-Key-Tech, LLC*, 381 F.3d 1142,
14 1148-49 (Fed. Cir. 2004).

15 **B. Delay Locked Loop**

16 **1. Claim Construction**

17 The construction of patent claim terms is "exclusively within the province of the court."
18 *Markman v. Westview Instruments, Inc.*, 517 U.S. 370, 372 (1996). Prior to trial the parties agreed
19 to construction of the "delay locked loop" claim limitation as "circuitry on the device, including a
20 variable delay line, that uses feedback to adjust the amount of delay of the variable delay line and to
21 generate a signal having a controlled timing relationship relative to another signal." Joint Claim
22 Construction and Prehearing Statement, *Hynix Semiconductor, Inc. v. Rambus Inc.*, C-00-20905,
23 Docket No. 326, at 3 (N.D. Cal. Sept. 12, 2003) (hereinafter "Joint Statement"). A delay locked
24 loop is also typically referred to as a "DLL."

25 **2. Literal Infringement**

26 For an accused product to literally infringe, it must be found to literally include each
27 limitation called for in the claim, as construed. *Pall Corp. v. Micron Separations, Inc.*, 66 F.3d

1 1211,1217 (Fed. Cir. 1995). The application of the properly construed claim to the accused device
2 involves a question of fact. *See Voice Technologies Group, Inc. v. VMC Systems, Inc.*, 164 F.3d
3 605, 612 (Fed. Cir. 1999).¹ Literal infringement requires a patentee, here Rambus, to prove by a
4 preponderance of the evidence that every limitation of the asserted claim is literally met by the
5 allegedly infringing device. *Enercon v. Int'l Trade Comm'n*, 151 F.3d 1376, 1384 (Fed. Cir. 1998).

6 At trial, Rambus offered as evidence the testimony of its expert, Robert J. Murphy, an
7 electrical engineer, copies of the Hynix DDR data sheet, and copies of Hynix schematics of the DDR
8 device. Murphy testified that a variable delay line "takes an input signal in, [] has some circuitry
9 inside that creates a delay, and that delay is variable, or adjustable, via some control signal." Tr.
10 Trans. 474:19-23. In other words, "we have an input signal coming in, some control signal which
11 adjusts the amount of delay, then it drives another signal out." *Id.* 474:24-475:1. Turning to a
12 schematic of the Hynix DDR, Murphy concluded that a "variable delay line" is present in the Hynix
13 DDR device. He pointed out that (1) Hynix's schematic shows a box labeled "DLL," which contains
14 a variable delay line; (2) the schematic below the box labeled "DLL" there is a signal line labeled as
15 a feedback line; and (3) Hynix's lower level (more detailed) schematic shows circuitry containing a
16 group of signals that control delay, an input signal, and an output signal, which together implement
17 the variable delay line. *Id.* 477:17-479:14; 649:4-651:9.

18 Hynix argues that Rambus has not presented sufficient evidence to establish that the accused
19
20

21 ¹ Both parties treated the question of whether Hynix's DDR SDRAM product contains a
22 "delay locked loop" as a factual question of infringement with Hynix asserting that Rambus offered no
23 evidence that Hynix's product contains a "variable delay line." However, since there was no dispute as
24 to the structure and function of Hynix's DDR SDRAM product, the issue may be more appropriately
25 viewed as legal question of claim construction. *See MyMail, Ltd. v. America Online, Inc.*, 476 F.3d
26 1372, 1378 (Fed. Cir. 2007) ("Because there is no dispute regarding the operation of the accused
27 systems, that issue reduces to a question of claim interpretation and is amenable to summary
28 judgment."); *Rheox v. Entact, Inc.*, 276 F.3d 1319, 1324 (Fed. Cir. 2002) (where the parties do not
dispute any relevant facts regarding the accused product but disagree over possible claim interpretations,
the question of literal infringement collapses into claim construction and is amenable to summary
judgment); *but see Int'l Rectifier Corp. v. IXYS Corp.*, 361 F.3d 1363, 1375 (Fed. Cir. 2004).
Nevertheless, since the parties stipulated to the interpretation of "delay locked loop" and Hynix has
framed the issue as whether there was a legally sufficient basis for the jury to find for Rambus, the court
reviews the question on that basis.

1 Hynix DDR device² includes a delay locked loop as construed. Specifically, Hynix contends that it
2 is uncontroverted that the DDR device implements variable delay using an entire circuit with a series
3 of fixed delay elements while "delay locked loop," as construed, describes a single line or path
4 containing individual variable delay elements that are voltage controlled to vary delay. Hynix's
5 interpretation of the parties' agreed upon construction of delay locked loop is too narrow. The
6 construction does not require a single path on which the voltage is controlled as opposed to an
7 electrical path on which delay is controlled by the selection of fixed circuits connected to the path.

8 The jury's verdict that Hynix's DDR SDRAM meets the delay locked loop limitation is
9 supported by substantial evidence. The verdict is also not contrary to the clear weight of the
10 evidence.

11 **C. Read Request**

12 **1. Claim Construction**

13 The parties accepted the Federal Circuit's construction in *Rambus Inc. v. Infineon Techs. AG*,
14 318 F.3d 1081, 1093 (Fed. Cir. 2003) of "read request" as "a series of bits used to request a read of
15 data from a memory device where the request identifies what type of read to perform." Joint
16 Statement, at 1.

17 **2. Literal Infringement**

18 The parties do not dispute that "read" and "read with autoprecharge" both consist of a series
19 of bits that define commands in the Hynix device. Hynix submits that the evidence presented by
20 Rambus does not show that the Hynix device uses a read command that "identifies what type of read
21 to perform." Rambus asserts, as it did at trial, that these two commands—"read" and "read with
22 autoprecharge"—constitute two different types of read commands. Hynix responds that the output
23 data is the same whether the command is "read" or "read with autoprecharge" so there cannot be two
24 "types" of read commands. Hynix emphasizes that the autoprecharge command does not serve to

26 ² Hynix's memorandum of points and authorities in support of its motion fails to make
27 clear that only the DDR device has been accused of infringing claims containing the delay locked loop
28 limitation.

1 identify the "type of read," but rather serves the separate function of setting up the sense amplifiers
2 for the next read. Rambus does not dispute that the output from the two commands is the same but
3 points out that Hynix offers nothing other than its argument which suggests that "reads" must be
4 distinguished based upon differences in output data as opposed to some other difference, "such as
5 the series of bits used to specify the read, or the state of the sense amplifiers following a particular
6 read." Rambus Opp'n at 4:5-7. The issue thus boils down to whether "read" and "read with
7 autoprecharge" each constitute "a series of bits used to request a read . . . where the request identifies
8 what type of read to perform."³

9 At trial, Rambus's expert witness, Murphy, testified that the Hynix devices performed four
10 types of reads: (1) a read without autoprecharge, (2) a read with autoprecharge; (3) a normal mode
11 read; and (4) a page mode read. Tr. Trans. 433:20-434:1. He acknowledged, however, that "the
12 normal mode read is essentially . . . similar to a read with autoprecharge. . . . And a page mode read
13 is similar to a read without autoprecharge." *Id.* 434:7-11. Murphy elaborated that the distinction is
14 that a "read with autoprecharge" causes the sense amplifiers to set up the next read with precharge
15 while a "read" alone does not set up the next read. *Id.* 623:11-19. Changing the value of the A10-bit
16 differentiates the "read" and "read with autoprecharge" commands. *Id.* 434:12-435:20 citing to Trial
17 Ex. 5060 (SDRAM datasheet) at 12 and Trial Ex. 5011 (SDRAM timing diagram) at 15; Trial Tr.
18 436:11-438:10 citing to Trial Ex. 5064 (DDR SDRAM data sheet) at 10, 51-52. The A10-bit is
19 always decoded no matter what type of read is performed and is not separable from the read

20 _____
21 ³ The parties frame the issue as whether "read" and "read with an autoprecharge" are
22 different "types" of reads, in other words, does the fact that the output of data following a "read with
23 autoprecharge" command and that following a "read" command is the same preclude a finding that
24 Hynix's method includes two types of reads? Although the parties did not ask the court to define "read"
25 or what constitutes a "type of read," the question of what constitutes a "read" or "type of read" is
26 probably more properly viewed as a claim construction issue than as a factual question of infringement.
27 *See MyMail*, 476 F.3d at 1378; *Rheox*, 276 F.3d at 1324; *but see Int'l Rectifier*, 361 F.3d at 1375.
28 However, since the parties stipulated to the interpretation of "read request" and Hynix has framed the
issue as whether there was a legally sufficient basis for the jury to find for Rambus, the court reviews
the question on that basis. The court, however, also concludes that a proper construction of claims 24
and 33 of the '918 patent does not mean that for there to be a different "type" of read request, there must
be different output of data. *See Rambus Inc. v. Hynix Semiconductor, Inc.*, 2008 WL 5047924, *11-*12
(N.D. Cal. Nov. 24, 2008) (holding that a write and write with autoprecharge constitute different "types"
of write request).

1 commands. Trial Tr. at 2709:25-2712:18.

2 Murphy also noted that a "read" command permits the interim issuance of a "burst terminate"
3 command to interrupt the data coming out of the device before the completion of the read request.
4 Tr. Trans. 619:7-20. Murphy distinguished this from a "read with autoprecharge," which does not
5 permit the data coming out of the device to be interrupted by a later issued "burst terminate"
6 command. *Id.* 619:21-24.

7 Hynix's expert, David L. Taylor, also an electrical engineer, opined that in order for there to
8 be different types of read commands, there must be a difference in the data output by the read
9 command. However, Taylor also testified that "precharge is a very different type of operation inside
10 of a DRAM part." Tr. Trans. 1624:1-2. Taylor explained that the autoprecharge is a command that
11 directs the part to perform a function after it completes the read command. *Id.* 1626:14-22. Thus,
12 where there is a "read with autoprecharge" the device performs the read request and then precharges
13 "to get ready for the subsequent read."

14 The evidence supports the conclusion that Hynix's SDRAM and DDR SDRAM products
15 perform two "types" of reads. The read request limitation does not require that the output of data be
16 different. The autoprecharge affects the way in which a read is accomplished. The fact that the
17 output may be the same from a read without autoprecharge and a read with autoprecharge does not
18 mean the reads are of the same "type." *Accord Infineon*, 318 F.3d at 1093 (distinguishing normal-
19 mode and page-mode "types" of access); *Rambus Inc. v. Hynix Semiconductor, Inc.*, 2008 WL
20 5047924, *11-*12 (N.D. Cal. Nov. 24, 2008) (holding that a write and write with autoprecharge
21 constitute different "types" of write request).

22 **D. Access Time Register**

23 Hynix moves for judgment as a matter of law that it does not infringe any claim containing
24 an "access time register" limitation. Hynix argues that the parties do not dispute the facts regarding
25 the accused devices' operation, and that the dispute reduces to a matter of claim construction for the
26 court. *See MyMail*, 476 F.3d at 1378; *Rheox*, 276 F.3d at 1324; *General Mills, Inc. v. Hunt-Wesson,*
27 *Inc.*, 103 F.3d 978, 983 (Fed. Cir.1997).

1 **1. The CAS Latency Value in Hynix's SDRAM and DDR SDRAM**
 2 The SDRAM contains a programmable mode register. Tr. Trans. 450:7-14. When the mode
 3 register is programmed, address pins A4, A5, and A6 determine a value called CAS latency. *Id.* at
 4 450:15-22. The CAS latency equals the amount of time that transpires between the DRAM
 5 receiving a read command and the data being available. *See id.* at 692:12-17; 462:23-463:1; 711:24-
 6 712:4. The SDRAM can accommodate CAS latency values of 1, 2, or 3. *See id.* at 450:20-22. The
 7 DDR SDRAM has a similar mode register, but can accommodate a different range of programmable
 8 CAS latency values. *Id.* at 452:21-453:16.

9 It is fundamental to note that CAS latency does not *equal* the amount of time before the
 10 DRAM begins outputting data. *See id.* at 713:3-19. The CAS latency equals the amount of time
 11 before the data is available on the bus's data lines. *See id.* To make that data available, the DRAM
 12 must begin to output data before the CAS latency period expires. *See id.* For example, in an
 13 SDRAM programmed with a CAS latency of 2, the DRAM cannot output data in response to a read
 14 request until one clock cycle transpires. *Id.* at 713:12-18; 2004:24-2005:5. Similarly, an SDRAM
 15 with a CAS latency of 3 cannot output data until two clock cycles have transpired. *See id.* at 713:19-
 16 714:2; 2005:15-19. Once one or two clock cycles have occurred, the data must be output within a
 17 time t_{AC} . *Id.* at 2004:15-23. The value t_{AC} is a parameter of the SDRAM that defines the maximum
 18 amount of time it takes for the device to output data. *Id.*; *see id.* at 459:14-462:9; 1644:7-1645:2.⁴

19 In other words, the Hynix SDRAM outputs data at some point within the window of time between:
 20 CAS latency – 1 and CAS latency – 1 + t_{AC}
 21 By outputting data within this window, the SDRAM ensures that the data will be available to be read
 22 after the CAS latency period has transpired.

23 The DDR SDRAM operates similarly. Because the "double data rate" SDRAM can use both

25 ⁴ In the Hynix SDRAM, the t_{AC} value varies from as little as zero to a maximum of 5.4 or
 26 6 nanoseconds (depending on the CAS latency). Tr. Ex. 5060 at 7; Tr. Trans. 466:22-467:13. To put
 27 this parameter in context, the Hynix SDRAM operates at frequencies on the order of 100 to 166 MHz.
 28 Tr. Ex. 5060 at 1. This implies that one clock cycle lasts about 6 to 10 nanoseconds and further implies
 that the access time t_{AC} (at its maximum) may consume nearly an entire clock cycle at the SDRAM's
 highest operating frequencies.

1 edges of the clock signal, it permits CAS latency values of 2 and 2.5 clock cycles. *See* Tr. Ex. 5064
 2 at 3 (listing features); 20 (demonstrating mode register programming for different CAS latency
 3 values). The DRAM begins to output data in response to a read request after 1.5 and 2 clock cycles
 4 respectively. Tr. Trans. 463:20-466:21. The precise timing of the output depends again on the
 5 access time t_{AC} . *Id.* 466:14-467:18. There is, however, a "small difference"⁵ in the DDR SDRAM in
 6 that t_{AC} (which the data sheet formally defines as the "data-out edge to clock edge skew") can be
 7 negative; it ranges from -0.75 nanoseconds to +0.75 nanoseconds. *Id.* 467:4-13; Tr. Ex. 5064 at 41.
 8 This does not meaningfully change the data output window from that in the SDRAM. In Hynix's
 9 DDR SDRAM, data output occurs between:

$$\text{CAS latency} - 1 - |t_{AC}| \text{ and } \text{CAS latency} - 1 + |t_{AC}|$$

10 In other words, data output occurs after 1.5 or 2 clock cycles, ± 0.75 nanoseconds.

11 **2. The Asserted Claims and Their Construction**

12 Four of the asserted claims contain what the parties refer to as an "access time register"
 13 limitation. The "access time register" limitation appears in three variations:
 14

15 "receiving a value that is representative of a number of cycles of an external clock signal to transpire after which the memory device responds to a first operation code"	16 "a register which stores a value that is representative of an amount of time to transpire after which the memory device outputs the first amount of data"	17 "storing a delay time code in an access time register, the delay time code being representative of a number of clock cycles to transpire before data is output onto the bus after receipt of a read request and wherein the first amount of data corresponding to the first block size information is output in accordance with the delay time code"
18 U.S. Patent No. 6,426,916 (claim 9).	19 U.S. Patent No. 6,426,916 (claims 28, 40).	20 U.S. Patent No. 6,034,918 (claim 24).

21 The court's claim construction order addressed these limitations jointly and construed them
 22 in light of each other. *Hynix*, 2004 WL 2610012, *16-*20. The court construed "access time
 23 register" ('918 claim 34) as "a data storage element to store a value representative of a time a device
 24
 25

26 ⁵ The "small difference" is likely due to the DDR SDRAM's use of a separate strobe to
 27 control data input and output timing. *See* Tr. Ex. 5064 at 3; *see also Rambus*, 2008 WL 5047924, *16-
 28 *19.

1 must wait from receiving a transaction request before responding to a transaction request." *Id.* at
2 *19. The court construed "a value that is representative of an amount of time to transpire" ('916
3 claims 28 and 40) as "information that indicates an amount of time which is to occur." The court
4 also construed "value which is (or code being) representative (or indicative) of a (preprogrammed)
5 number of clock cycles" (all claims) as "information which indicates a number of clock cycles." The
6 court explained that the value represents a time delay, and that the boundaries of the delay period are
7 further defined by the specific claim language:

8 [T]he court uses the phrase "receiving a transaction request" to describe the starting
9 point of this time delay. To the extent this phrase contains any ambiguity, the court
10 notes that the claims using "access time register" often describe the starting and
11 ending events used to measure this delay time code. The court intends for its
12 construction to be interpreted as a generic term which is further defined by the
13 specific claims at issue.

14 *Id.* at *18 n.19.

15 Those constructions aside, the true dispute between Rambus and Hynix turns on the meaning
16 of "representative." As explained above, the CAS latency value does not *equal* the amount of time
17 that transpires before the DRAM outputs data in response to a read request. The CAS latency values
18 equals the amount of time until the data is available to be read by the memory controller. A Hynix
19 engineer, Jae Jin Lee explained the concept the clearest (despite his need for a translator): "The fact
20 is when it comes to latency, that is really not to be looked at from the perspective of how long one
21 must wait before there's data, but rather from a system perspective with respect to the data that is
22 required, the point is when such data is made available, that is the crux of the point." Tr. Trans.
23 711:12-18.

24 To Hynix, the fact that the CAS latency value is greater than (and not equal to) the amount of
25 time that must transpire before the DRAM outputs data is fatal to Rambus's infringement claims.
26 Rambus accepts that the CAS latency value does not equal the amount of time that must transpire
27 before the DRAM outputs data. But Rambus urges that the CAS latency value does *represent* or
28 *indicate* the amount of time that must transpire before the DRAM outputs data.

Hynix's interpretation is too narrow. Rambus's claims do not require that the stored value

1 *equal* the amount of time before the device outputs data. On the contrary, the claims explicitly cover
2 stored values that are *representative of* the amount of time before the device outputs data. As
3 discussed above, the stored CAS latency value equals the amount of time until the data is available
4 to other devices. To meet the "goal" of having data available after the latency period, the CAS
5 latency value dictates the DRAM's responses to a read request. The DRAM begins to output data
6 after a period of time that is a function of the CAS latency value (and a constant, t_{AC} , that depends on
7 the device's conditions and quality). Given this direct functional relationship between the CAS
8 latency value and when the device outputs data, the court agrees with the jury that the CAS latency
9 value "is representative of" the amount of time before the device begins to output data.

10 **E. In Response to a Rising (or Falling) Edge Transition**

11 **1. Claim Construction**

12 The "in response to the rising (or falling) edge transition" limitation appears in asserted
13 dependent claims 32 and 36 of the '020 patent incorporated from independent claim 30. The parties
14 stipulated that the limitation means "as a result of a transition of the external clock signal from a
15 lower (higher) voltage level to a higher (lower) voltage level." Joint Statement at 5; Tr. Trans.
16 468:2-17.

17 **2. Literal Infringement**

18 Hynix appears to advance three arguments for why it is entitled to judgment as a matter of
19 law. It first argues that Rambus failed to introduce sufficient proof of infringement. It next argues
20 that the DDR SDRAM's use of a complementary clock cannot infringe this limitation. Finally, it
21 appears to argue that the DDR SDRAM does not output data in response to the clock's transitions,
22 but in response to internal timing pulses. None of the arguments has merit, and the court denies the
23 motion.

24 First, Hynix argues that there is no evidence that the DDR SDRAM possesses this limitation
25 because Murphy never testified that the device outputs data "as a result of" a rising or falling edge
26 transition. Hynix's argument takes a "magic words" approach to infringement that has no basis. It
27 appears true that Murphy never used the words "as a result of" in his testimony. But he did say the

1 following:

- 2 • [explaining a timing diagram] We have a clock signal and its opposite, clock
3 bar. So when this one is low, this one is high. When this one transitions
4 from a low to a high, its opposite transitions from a high to a low. Those
5 transitioning wave forms give rise to a crossing point at the center. Then we
6 go a half clock cycle later and the clock falls from a high to a low and clock
7 bar rises from a low to a high, causing another crossing point. Data from
8 these devices is output from the device nominally coincident with this point
9 in time. Tr. Trans. 470:1-14.
- 10 • [explaining the same diagram] So we can see that both for the rising edge of
11 clock and the falling edge of clock, data is output synchronously with respect
12 to the clock. Tr. Trans. 471:1-3.
- 13 • You must have rising and falling transitions to make the data be output from
14 the device. Tr. Trans. 471:12-14.
- 15 • [referring back to the diagram] And outputting a first portion of data in
16 response to a rising edge transition of the external clock signal, I explained
17 external clock signals and how they are received by the Hynix DDR SDRAM
18 device, and you remember this board over here where I showed that the
19 output data comes out in response to a rising edge transition; and in the
20 second paragraph here, it also comes out in response to a falling edge
21 transition. Tr. Trans. 499:7-15.
- 22 • But the thing is -- there's a causal relationship between the clock switching
23 here and the output being sent out of the part and that's exactly what this
24 block diagram shows one of ordinary skill in the art, that there's a cause and
25 effect between the clock and the clock bar and the DLL block and the clock
26 under DLL signal and the output buffers. Tr. Trans. 2722:14-21.

17 In light of this testimony, Rambus presented sufficient evidence for the jury to find that the DDR
18 device outputs data "as a result of" a rising or falling edge transition.⁶

19 Hynix's second argument is the device does not output data in response to a transition of the
20 external clock signal. This occurs because the DDR SDRAM outputs data as a result of the crossing
21 of two clock signals, CLK and its complement CLK/.⁷ See *id.* 470:1-11; 1677:23-1678:24. Hynix
22 argues that "[t]he fact that no crossing point can be made without a rising edge of one clock and the

24 ⁶ Rambus also argues in its opposition that "Mr. Lee testified that data in the Hynix DDR
25 SDRAM device is referenced to the rising edge and falling edge of an external clock signal, as indicated
26 in the Hynix DDR SDRAM data sheet, consistent with Mr. Murphy's opinion and the jury's verdict of
27 infringement." Opp'n at 4 (citing Tr. Trans. 784:3-785:21). Rambus's characterization of Mr. Lee's
28 testimony is mistaken. He testified that *address* and *control* signals are latched to the rising and falling
edges of the clock. Tr. Trans. 784:3-785:21. The cited testimony does not discuss data signals.

⁷ Taylor testimony also referred to CLK/ as "CLKZ." See Tr. Trans. 1677:23-1678:21.
For simplicity the two clock signals will be referred to as CLK and CLK/ in this order.

1 falling edge of the other (and vice versa) is simply irrelevant." Mot. at 7. On the contrary, this fact
2 is precisely why Hynix's device infringes this limitation. Rambus's claims cover devices that output
3 data as a result of a rising or falling edge of a clock signal. The DDR SDRAM outputs data as a
4 result of two things: a rising edge of one clock signal and the falling edge of its complement. To be
5 sure, Hynix has added something to Rambus's claimed invention. But "[i]t is fundamental that one
6 cannot avoid infringement merely by adding elements if each element recited in the claims is found
7 in the accused device." *Stiftung v. Renishaw PLC*, 945 F.2d 1173, 1178 (Fed. Cir. 1991) (quoting
8 *A.B. Dick Co. v. Burroughs Corp.*, 713 F.2d 700, 703 (Fed. Cir. 1983)).

9 Perhaps Hynix means to argue that Rambus's claims must be limited to devices employing
10 only a single clock signal, and that the use of two clock signals to output data pulls Hynix's device
11 outside the literal scope of the claim. Nothing in the patent suggests such a narrow reading of the
12 claims. The invention does not turn on minimizing the number of clock signals needed (which
13 might have supported reading in a ceiling to the number of clock signals). With no reason to limit
14 the claim to devices employing precisely one clock signal, the court cannot accept Hynix's
15 argument.

16 Finally, Hynix appears to argue (largely in its reply) that its DDR SDRAM cannot infringe as
17 a matter of law because the device outputs data as a result of an "internal timing pulse," not the
18 rising or falling edge of the external clock signals. This argument also fails. The testimony at trial
19 established that the crossing point of the clock signals trigger the "internal timing pulses" that
20 directly cause the device to output data. Tr. Trans. 2721:6-2722:21. Again, nothing in the patent
21 narrows the claim to cover the output of data *directly* in response to the transition of the clock
22 signal. Though the connection between the clock signal transition and the "internal timing pulse" is
23 indirect, it does not sever the causative relationship between the transition of the clock signal and the
24 output of data that is covered by this limitation of Rambus's claims.

25 III. ORDER

26 For the foregoing reasons, the court denies Hynix's motions for judgment as a matter of law
27 of non-infringement with respect to the asserted claims containing the "delay locked loop"

1 limitation, the "read request" limitation, the "access time register" limitation, and the "in response to
2 a rising/falling edge" limitation. The alternative motion for a new trial is also denied.

3
4 DATED: 12/2/2008

Ronald M Whyte

RONALD M. WHYTE
United States District Judge

1 Notice of this document has been electronically sent to counsel in:
 2 C-00-20905.

		Appearances:			
Counsel	Email	05-00334	05-02298	06-00244	00-20905
Rambus:					
5 Kathryn Kalb Anderson	Kate.Anderson@mto.com	x		x	
6 Peter A. Detre	detrepa@mto.com	x	x	x	x
7 Erin C. Dougherty	erin.dougherty@mto.com	x	x	x	x
8 Sean Eskovitz	sean.eskovitz@mto.com	x	x	x	x
9 Burton Alexander Gross	Burton.Gross@mto.com	x	x	x	x
10 Keith Rhoderic Dhu Hamilton, II	keith.hamilton@mto.com	x	x	x	x
11 Pierre J. Hubert	phubert@mckoolsmith.com	x	x	x	x
12 Andrea Jill Weiss Jeffries	Andrea.Jeffries@mto.com	x	x	x	
13 Miriam Kim	Miriam.Kim@mto.com	x	x	x	x
14 Carolyn Hoecker Luedtke	carolyn.luedtke@mto.com	x	x	x	x
15 Steven McCall Perry	steven.perry@mto.com	x	x	x	x
16 Jennifer Lynn Polse	jen.polse@mto.com	x	x	x	x
17 Matthew Thomas Powers	mpowers@sidley.com	x			
18 Rollin Andrew Ransom	rransom@sidley.com	x	x	x	x
19 Rosemarie Theresa Ring	rose.ring@mto.com	x	x	x	x
20 Gregory P. Stone	gregory.stone@mto.com	x	x	x	x
21 Craig N. Tolliver	ctolliver@mckoolsmith.com	x	x	x	x
22 Donald Ward	Bill.Ward@mto.com	x	x	x	
23 David C. Yang	david.yang@mto.com	x	x	x	x
24 Douglas A. Cawley	dcawley@mckoolsmith.com			x	
25 Scott L Cole	scole@mckoolsmith.com			x	
26 William Hans Baumgartner, Jr	wbaumgartner@sidley.com				x
27 Scott W. Hejny	shejny@sidley.com				x
28 Kelly Max Klaus	kelly.klaus@mto.com				x
29 Catherine Rajwani	crajwani@sidley.com				x
30 Thomas N Tarnay	ttarnay@sidley.com				x
Hynix:					
31 Theodore G. Brown , III	tgbrown@townsend.com	x	x	x	x
32 Karin Morgan Cogbill	kfrenza@thelen.com, pawilson@thelen.com	x		x	x
33 Daniel J. Furniss	djfurniss@townsend.com	x			x
34 Joseph A. Greco	jagreco@townsend.com	x			x
35 Julie Jinsook Han	JJHan@townsend.com	x	x	x	
36 Tomomi Katherine Harkey	tharkey@omm.com	x			x
37 Jordan Trent Jones	jtjones@townsend.com	x			x
38 Patrick Lynch	plynch@omm.com	x			x
39 Kenneth Lee Nissly	kennissly@omm.com	x		x	x
40 Kenneth Ryan O'Rourke	korourke@omm.com	x			x
41 Belinda Martinez Vega	bvega@omm.com	x	x	x	x
42 Geoffrey Hurndall Yost	gyost@thelenreid.com	x	x	x	x
43 Susan Gregory van Keulen	svankeulen@omm.com	x		x	x
44 Allen Ruby	ruby@allenrubylaw.com				x

1	Micron:					
	Robert Jason Becher	robertbecher@quinnemanuel.com	x		x	x
2	John D Beynon	john.beynon@weil.com	x	x	x	x
	Jared Bobrow	jared.bobrow@weil.com	x	x	x	x
3	Yonaton M Rosenzweig	yonirosenzweig@quinnemanuel.com	x		x	x
	Harold Avrum Barza	halbarza@quinnemanuel.com			x	
4	Linda Jane Brewer	lindabrewer@quinnemanuel.com			x	
	Aaron Bennett Craig	aaroncraig@quinnemanuel.com			x	x
5	Leeron Kalay	kalay@fr.com			x	
	David J. Lender	david.lender@weil.com			x	
6	Rachael Lynn Ballard McCracken	rachaelmccracken@quinnemanuel.com			x	
	Sven Raz	sven.raz@weil.com			x	
7	David J. Ruderman	davidruderman@quinnemanuel.com			x	
8	Elizabeth Stotland Weiswasser	elizabeth.weiswasser@weil.com			x	
9	Nanya:					
	Jason Sheffield Angell	jangell@orrick.com	x	x	x	x
10	Kristin Sarah Cornuelle	kcornuelle@orrick.com	x	x	x	
	Chester Wren-Ming Day	cday@orrick.com	x			
11	Jan Ellen Ellard	jellard@orrick.com	x		x	
	Vickie L. Feeman	vfeeman@orrick.com	x	x	x	
12	Robert E. Freitas	rfreitas@orrick.com	x			
	Craig R. Kaufman	hlee@orrick.com	x			
13	Hao Li	hli@orrick.com	x			
	Cathy Yunshan Lui	clui@orrick.com	x			
14	Theresa E. Norton	tnorton@orrick.com	x			
	Mark Shean	mshean@orrick.com	x			
15	Kaiwen Tseng	ktseng@orrick.com	x			
16	Samsung:					
	Steven S. Cherensky	steven.cherensky@weil.com	x	x		
17	Claire Elise Goldstein	claire.goldstein@weil.com	x	x		
	Dana Prescott Kenned Powers	dana.powers@weil.com	x	x	x	
18	Matthew Douglas Powers	matthew.powers@weil.com, matthew.antonelli@weil.com	x	x		
19	Edward Robert Reines	Edward.Reines@weil.com	x	x		x
20	United States Dept. of Justice					
	May Lee Heye	may.hey@usdoj.gov				x
21	Eugene S. Litvinoff	eugene.litvinoff@usdoj.gov				x
22	Niall Edmund Lynch	Niall.Lynch@USDOJ.GOV				x

23 Counsel are responsible for distributing copies of this document to co-counsel that have not
 24 registered for e-filing under the court's CM/ECF program in each action.

25 **Dated:** 12/2/2008 TSF
 26 **Chambers of Judge Whyte**