

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

E-filed: 11/24/2008

IN THE UNITED STATES DISTRICT COURT
FOR THE NORTHERN DISTRICT OF CALIFORNIA
SAN JOSE DIVISION

RAMBUS INC.,

Plaintiff,

v.

HYNIX SEMICONDUCTOR INC., HYNIX
SEMICONDUCTOR AMERICA INC.,
HYNIX SEMICONDUCTOR
MANUFACTURING AMERICA INC.,

SAMSUNG ELECTRONICS CO., LTD.,
SAMSUNG ELECTRONICS AMERICA,
INC., SAMSUNG SEMICONDUCTOR, INC.,
SAMSUNG AUSTIN SEMICONDUCTOR,
L.P.,

NANYA TECHNOLOGY CORPORATION,
NANYA TECHNOLOGY CORPORATION
U.S.A.,

Defendants.

No. C-05-00334 RMW

ORDER GRANTING IN PART AND
DENYING IN PART RAMBUS'S MOTIONS
FOR SUMMARY JUDGMENT OF
INFRINGEMENT

[Re Docket Nos. 503, 505, 506, 507, 509, 510]

RAMBUS INC.,

Plaintiff,

v.

SAMSUNG ELECTRONICS CO., LTD.,
SAMSUNG ELECTRONICS AMERICA,
INC., SAMSUNG SEMICONDUCTOR, INC.,
SAMSUNG AUSTIN SEMICONDUCTOR,
L.P.,

Defendants.

No. C-05-02298 RMW

[Re Docket No. 355]

ORDER GRANTING IN PART AND DENYING IN PART RAMBUS'S MOTIONS FOR SUMMARY JUDGMENT OF
INFRINGEMENT

C-05-00334 RMW; C-05-02298-RMW; C-06-00244-RMW

TSF

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

RAMBUS INC.,
Plaintiff,
v.
MICRON TECHNOLOGY, INC., and
MICRON SEMICONDUCTOR PRODUCTS,
INC.
Defendants.

No. C-06-00244 RMW
[Re Docket Nos. 200, 201]

Rambus has accused the Manufacturers¹ of infringing various patents. The court held a two-day claim construction hearing and issued an order interpreting the disputed claim terms. *Rambus Inc. v. Hynix Semiconductor Inc.*, 569 F. Supp. 2d 946 (N.D. Cal. 2008). Pursuant to a case management order, Rambus also filed motions for summary judgment of infringement by the Manufacturers' various accused products. The Manufacturers oppose the motions.

Pursuant to another request from the court, Rambus has narrowed the number of claims at issue and the scope of accused products to be tried in January 2009. This order addresses only the motions and arguments directed at the claims and products subject to that trial.

The court has reviewed the papers and considered the arguments of counsel. For the following reasons, the court grants summary judgment as to direct infringement of claim 16 of the '295 patent (except as to Nanya's DDR3 SDRAM); denies summary judgment as to infringement of the other claims at issue; and grants summary adjudication in favor of Rambus in a number of the Manufacturers' non-infringement contentions.

I. BACKGROUND

A. The Accused DRAMs

The Manufacturers produce a variety of commodity DRAMs, ranging from the standard DDR2 and DDR3 SDRAMs to the graphics-specialized gDDR2, GDDR3, and GDDR4 SDRAMs to the proprietary Micron RLDRAM II. Rambus has largely agreed with the individual Manufacturers

¹ The court collectively refers to the Hynix, Micron, Nanya, and Samsung entities in this suit as "the Manufacturers."

1 with respect to the designation of representatives of each type of DRAM,² and the parties rely on the
2 data sheets of the representative devices.

3 **B. Reading a Datasheet's Timing Diagrams**

4 The evidence supporting and opposing Rambus's motion for summary judgment primarily
5 consists of the datasheets of the accused devices. The data sheets for each Manufacturers' device
6 appear as exhibits to the Tolliver Declaration.³ A datasheet describes a product in varying levels of
7 detail. For example, the Manufacturers' product datasheets generally begin with an overview of the
8 key features and parameters of the device. *See, e.g.,* Hynix DDR2 at 4. A typical DRAM datasheet
9 also includes a description of the different interface pins that send and receive signals to and from
10 the outside world, typically a memory controller. *See, e.g., id.* at 8-9. The datasheet also discusses
11 the DRAM's testing conditions, electrical properties, and physical profile or package, though these
12 details are not relevant to this case. Some of the Manufacturers also provide supplements to the
13 datasheets with additional detail on specific aspects of the DRAM. For example, Hynix publishes a

14
15 ² In general, the "agreements" are less than formal. They appear as exhibits to the
16 declaration of Craig Tolliver. *See Rambus Inc. v. Hynix Semiconductor, Inc.*, C-05-00334 RMW,
17 Docket No. 489 (N.D. Cal. Oct. 5, 2007). With Hynix, Rambus agreed that "Hynix part number
18 HY5PS124(8,16)21 F will be representative, for purposes of the claims currently asserted against
19 DDR2, graphics DDR2, and GDDR3 parts in Case No. C-05-00334, of all Hynix DDR2, graphics DDR2
20 (such as gDDR2), and GDDR3 parts, with the exception of the GDDR3 part with part number
21 HYRS573225F." *Id.*, Ex. 27. Samsung's K4T1G084A product is representative of both Samsung's
22 DDR2 and gDDR2 products. *Id.*, Ex. 29. Micron's representative parts are: MT44H8M32 U26W
23 (GDDR3); MT47H16M16 U26A (DDR2); MT47H32M 16 U27A (DDR2); and MT49H32M9 F26A
(RLDRAM II). *Id.*, Ex. 30. Nanya's representative DDR2 part is NT5TU64M8AE. *Id.*, Ex. 31.


20 Rambus does not appear to have stipulated to any representative DDR3 or GDDR4 parts with
21 any Manufacturer. Instead, Rambus appears to have chosen data sheets it believes to be representative
22 of each Manufacturers' products to support its motions for summary judgment with respect to those
23 product generations. No Manufacturer objected that the data sheets chosen by Rambus fail to represent
24 the DDR3 or GDDR4 generations of their products. Accordingly, the court accepts the DDR3 and
25 GDDR4 data sheets submitted by Rambus as representative of the Manufacturers' corresponding product
26 generations for the purposes of this motion.

27 Going forward, the parties must reach agreement on what parts will be tried to the jury in the
28 January trial, the fewer the better. These stipulations must be contained in the parties' joint pretrial
conference statement.

25 ³ The data sheets appear as Exhibits 1 to 26 to the Tolliver Declaration. For example, the
26 data sheets for Hynix's representative DDR2 part are Exhibits 1 and 2. Throughout this order, the court
27 cites to these datasheets as "[Manufacturer] [Generation]." For example, the court refers to Exhibit 1
28 as "Hynix DDR2." Exhibit 2, the operation guide to the Hynix DDR2 SDRAM, is referred to as "Hynix
DDR2 Operation."

1 "DDR2 SDRAM Device Operation & Timing Diagram" that supplies substantially more detail about
2 how its product operates. *See generally* Hynix DDR2 Operation.

3 A common feature in the datasheets is a series of timing diagrams, which are specialized
4 graphs showing the state of various signals over a period of time. As much of the evidence related
5 to infringement relies on interpreting timing diagrams, a brief explanation follows. The graph below
6 depicts a burst read operation in a Hynix DDR2 SDRAM:



16 The graph shows the activity of four types of signals. The top signal CK/CK\ illustrates the
17 differential clock signal received by the DRAM. *See* Hynix DDR2 at 8. The second generally
18 depicts the command received by the DRAM ("NOP" is shorthand for "no operation").⁴ The third
19 signal shown above is DQS/DQS\, the differential data strobe. Finally, the bottom graph ("DQs")
20 represents the status of the multitude of data lines.⁵

21 Time progresses from left to right, marked by periods of the external clock signal. For

22
23 ⁴ At a more granular level, the status of the "command" shown in the graph is determined
24 by the status of four input pins: /RAS (row address strobe), /CAS (column address strobe), /WE (write
25 enable) and /CS (chip select). The read operation shown in the diagram consists of a low voltage signal
on /CAS and /CS with a high voltage signal on /RAS and /WE. *See* Hynix DDR2 Operation at 22.

26 ⁵ To clarify, "DQ" refers to an input/output pin for transmitting data. "DQs" is shorthand
27 for referring to multiple data lines. It is critical to distinguish this from "DQS," the data strobe that plays
a role in the input and output of data. "DQS" is not a data signal. It is a signal that provides timing
information related to the data.

1 example, "T1" marks the first complete period of the clock signal. The dashed line dividing each
2 clock period into halves represents the crossing point of the clock signal and its complement (CK\).
3 The ability to extract a timing signal from two points of a single clock period is what makes a DDR
4 SDRAM "double data rate." *Accord* Murphy Decl. ¶¶ 86-89; *see, e.g.*, Hynix DDR2 at 4.

5 Finally, a timing diagram's captions often convey the state of multiple parameters that
6 influence the DRAM's operation. In the figure above, "RL" means "read latency," which is the
7 delay between the DRAM receiving instructions to begin a read operation and the DRAM making
8 data available on the DQ pins to be read. A read latency of three implies that the DRAM waits three
9 clock cycles before making data available to be read. In a DDR2 SDRAM, the read latency is equal
10 to the sum of the programmable CAS latency ("CL") and the programmable additive latency ("AL,"
11 also referred to as "Posted CAS"). *See, e.g.*, Hynix DDR2 Operation at 19. In other words, $RL =$
12 $CL + AL$. Finally, "BL" represents the "burst length" or duration of a given read or write operation.
13 In the read operation shown above, the DRAM was programmed with a burst length of 8, hence 8
14 bits of data are made available in response to the read operation.

15 II. LEGAL STANDARD

16 Ninth Circuit law governing summary judgment procedures applies because this procedural
17 law does not relate to substantive patent law principles. *In re Cygnus Telecomm's Tech., LLC,*
18 *Patent Litig.*, 536 F.3d 1343, 1351-52 (Fed. Cir. 2008); *see, e.g., Exigent Tech., Inc. v. Atrana*
19 *Solutions, Inc.*, 442 F.3d 1301, 1307-09 (Fed. Cir. 2006) (parsing regional circuit law of summary
20 judgment). Rambus, as the party asserting infringement, bears the burden of persuasion at trial as to
21 whether or not each of the Manufacturers' accused products infringe its claims. *L & W, Inc. v.*
22 *Shertech, Inc.*, 471 F.3d 1311, 1317-18 (Fed. Cir. 2006). Thus, as the moving party, Rambus bears
23 the burden of producing evidence showing that each device satisfies each limitation of each claim
24 that the device is alleged to infringe. *Id.* at 1318. If Rambus fails to meet this burden of production,
25 the Manufacturers need not produce anything to defeat summary judgment. *Nissan Fire & Marine*
26 *Ins. Co., Ltd. v. Fritz Companies, Inc.*, 210 F.3d 1099, 1102-03 (9th Cir. 2000). If Rambus satisfies
27 its burden of production, the Manufacturers must produce evidence such that a jury, drawing all

1 inferences in favor of the Manufacturers, could find that the Manufacturers' accused products do not
2 infringe the claim at issue. *Id.* If the Manufacturers produce such evidence, the motion must be
3 denied. *Id.* A failure by the Manufacturers to adduce such evidence, however, entitles Rambus to
4 summary judgment. *Id.*

5 Because Rambus bears the ultimate burden of persuasion on infringement at trial, the
6 Manufacturers suggest that Rambus must not just produce evidence of infringement, but rather "an
7 affirmative showing so compelling that no rational jury would fail to award judgment," i.e., evidence
8 that is "conclusive" of infringement. *Synbiotics Corp. v. Heska Corp.*, 137 F. Supp. 2d 1198, 1201-
9 02 (S.D. Cal. 2000). To an extent, the court agrees. It is Rambus's burden to present sufficient
10 evidence such that a reasonable jury could not fail to find infringement. But the word "reasonable"
11 is critical. A non-movant cannot avoid summary judgment by suggesting that a reasonable jury
12 might not credit the movant's evidence. On this point, the court strongly disagrees with sources that
13 argue that summary judgment is inappropriate in a patent case that involves "technical facts" or
14 "expert testimony." *See, e.g.*, 10B Wright, Miller & Kane, Fed. Prac. & Proc. § 2732.1 (3d ed.
15 2008); *Vermont Structural Slate Co. v. Tatko Bros. Slate Co.*, 233 F.2d 9, 10 (2d Cir. 1956). Absent
16 some indication in the movant's proffer that its expert testimony might be unreliable, *cf. Adickes v.*
17 *S.H. Kress & Co.*, 398 U.S. 144 (1970), a reasonable jury would credit the only evidence it is given.
18 Thus, an expert's credibility is material, and hence an issue for the jury, only if an opposing expert or
19 other evidence actually contradicts the expert's testimony *as to a factual matter*.

20 This emphasis is important for two reasons. First, an expert's opinion must be supported by
21 facts to support or defeat a motion for summary judgment. The Federal Circuit has held that an
22 expert's "unsupported conclusion" as to whether there is infringement or whether a claim limitation
23 is satisfied is not sufficient. *Arthur A. Collins, Inc. v. N. Telecom Ltd.*, 216 F.3d 1042, 1046-48
24 (Fed. Cir. 2000). Instead, the expert must "set forth the factual foundation for his opinion – such as
25 a statement regarding the structure in the accused product – in sufficient detail for the court to
26 determine whether that factual foundation would support a finding of infringement under the claim
27 construction adopted by the court, with all reasonable inferences drawn in favor of the non-movant."

28 ORDER GRANTING IN PART AND DENYING IN PART RAMBUS'S MOTIONS FOR SUMMARY JUDGMENT OF
INFRINGEMENT

C-05-00334 RMW; C-05-02298-RMW; C-06-00244-RMW

TSF

1 *Id.* at 1047-48; *see, e.g., Goldenberg v. Cytogen, Inc.*, 373 F.3d 1158, 1169 (Fed. Cir. 2004)
2 (reversing grant of summary judgment and remanding for trial on non-literal infringement in light of
3 expert testimony). This standard is important here because the parties largely rely on the
4 declarations of their technical experts to support or oppose the instant motions.

5 Second, where two experts disagree about infringement, but do not dispute the facts
6 regarding the accused device or method, the question of infringement is more appropriately viewed
7 as a legal question of claim construction. *See MyMail, Ltd. v. America Online, Inc.*, 476 F.3d 1372,
8 1378 (Fed. Cir. 2007) ("Because there is no dispute regarding the operation of the accused systems,
9 that issue reduces to a question of claim interpretation and is amenable to summary judgment.");
10 *Rheox v. Entact, Inc.*, 276 F.3d 1319, 1324 (Fed. Cir. 2002); *General Mills, Inc. v. Hunt-Wesson,*
11 *Inc.*, 103 F.3d 978, 983 (Fed. Cir.1997); *but see Int'l Rectifier Corp. v. IXYS Corp.*, 361 F.3d 1363,
12 1375 (Fed. Cir. 2004) (suggesting otherwise).⁶ Here, the parties largely agree about the structure
13 and function of the accused DRAMs, but dispute how the court's construction of Rambus's claims
14 apply to those structures and functions. These disputes thus collapse into questions of law for the
15

16 ⁶ The *International Rectifier* opinion appears to be an outlier. It distinguishes *General*
17 *Mills* on the following basis: "In *General Mills*, however, the parties agreed with each other and the
18 district court about how each of two competing claim constructions would apply to the undisputed
19 structure of the accused invention." 361 F.3d at 1375. The *International Rectifier* court does not supply
20 a pin cite for this statement about *General Mills*, and the *General Mills* opinion does not appear to
21 mention any such agreement or stipulation. On the contrary, the appellant in *General Mills* "assert[ed]
22 that the district court erred in granting summary judgment of literal noninfringement with respect to the
23 structural limitations of claims 1 and 7 [and] argued that the district court improperly resolved genuine
24 issues of material fact, did not consider claims 1 and 7 separately, and misconstrued various structural
25 limitations of claims 1 and 7." 103 F.3d at 983. Had the parties stipulated to the outcome under the
26 different proposed claim constructions, it would seem odd for the appellant to have raised the issue of
27 the court improperly resolving questions of fact. Thus, the reasoning of *International Rectifier* is
28 unclear.

23 Another court has noted the incongruity between these cases. *Rice v. Honeywell Int'l, Inc.*, 494
24 F. Supp. 2d 487, 489-90 (E.D. Tex. 2007). The *Rice* court suggested that while the parties in
25 *International Rectifier* stipulated to the accused product's shape, the court still found the record too
26 undeveloped to determine infringement as a matter of law. 494 F. Supp. 2d at 490. On the other hand,
27 the *International Rectifier* court did remand with instructions to enter summary judgment of non-
28 infringement as to one limitation. *Id.* at 490-91 (citing *Int'l Rectifier*, 103 F.3d at 1375). This reading
of *International Rectifier* suggests that the Federal Circuit may not have intended to limit the otherwise
well-entrenched rule that where there is no dispute regarding the operation of the accused device, the
issue of literal infringement collapses into a question of claim construction amenable to summary
judgment.

1 court to resolve.

2 **III. INFRINGEMENT ANALYSIS**

3 Rambus must establish *facts* that show that each accused product embodies each limitation of
 4 each claim the product is alleged to infringe. To meet its burden, Rambus relies on its technical
 5 expert Robert J. Murphy, an electrical engineer, to explain DRAM technology and interpret the data
 6 sheets and technical specifications of the accused DRAMs. The Manufacturers rely on their
 7 technical expert, Joseph McAlexander, also an electrical engineer, to rebut Rambus's showing.⁷
 8 Because Rambus must make a *prima facie* showing that the accused devices practice each limitation,
 9 the court's analysis begins with Rambus's proffer of evidence as to each claim. The following table
 10 summarizes the allegations and the court's holdings:

11	Asserted Patent No.	Claim	Summary judgment sought? Granted?	Accused Product Generations
12	6,182,184	14	Yes / No	DDR2, DDR3, gDDR2, GDDR3
13	6,266,285	16	Yes / Yes	DDR2, DDR3, gDDR2, GDDR3, GDDR4
14	6,314,051	27	Yes / No	DDR2, DDR3, gDDR2, GDDR3, GDDR4, RLDRAM II
15	6,314,051	43	Yes / No	DDR2, DDR3, gDDR2, GDDR3, GDDR4, RLDRAM II
16	6,324,120	33	Yes / No	DDR2*, DDR3, gDDR2*, GDDR3*
17	6,378,020	36	Yes / No	DDR2*, DDR3, gDDR2*, GDDR3*, GDDR4
18	6,426,916	28	Yes / No	DDR2*, DDR3, gDDR2*, GDDR3*
19	6,452,863	16	Yes / No	DDR2*, DDR3, gDDR2*, GDDR3*
20	6,546,446	3	Yes / No	DDR2, DDR3, gDDR2, GDDR3, GDDR4
21	6,546,446	4	No / NA	DDR2, DDR3, gDDR2, GDDR3, GDDR4
22	6,584,037	34	Yes / No	DDR2, DDR3, gDDR2, GDDR3, GDDR4
23	6,751,696	4	Yes / No	DDR2, DDR3, gDDR2, GDDR3, GDDR4, RLDRAM II
24 * These Hynix and Micron product generations are not accused of infringing these claims in this action.				

25 _____
 26 ⁷ The court refers to the following declarations throughout the order: *Rambus Inc. v. Hynix Semiconductor, Inc.*, C-05-00334, Docket No. 495 (N.D. Cal. Oct. 5, 2007) ("Murphy Decl."); Docket No. 662 (Nov. 2, 2007) ("McAlexander Decl."); Docket No. 726 (Nov. 16, 2007) ("Murphy Reply Decl.").

1 to Hynix's DDR2 data sheets. The Hynix DDR2 SDRAM comes in a variety of configurations, but
2 all include four memory banks. Hynix DDR2 at 5-7. Each of these banks contains memory cells for
3 storing information. Murphy Decl. ¶¶ 22, 23. As a 512 Mb device, the representative Hynix DDR2
4 SDRAM contains over 500 million memory cells, *see* Murphy Decl. ¶ 23; Hynix DDR2 at 4, and a
5 number in excess of 500 million easily satisfies the "plurality" requirement. Rambus has therefore
6 met its burden of producing facts establishing that the accused products embody this preamble
7 limitation. The Manufacturers do not argue that their devices do not satisfy this limitation.

8 **b. Receiving an External Clock Signal**

9 Mr. Murphy next states that Hynix's DDR2 device receives an external clock signal. Murphy
10 Decl. ¶ 151. The data sheet confirms this. Each DDR2 configuration includes interface pins for CK
11 and CK\ . Hynix DDR2 at 5-6 (pins E8 and F8), 7 (pins J8 and K8). In its description of these pins,
12 the data sheet explains that they are the "differential clock inputs." *Id.* at 8. The clock inputs
13 determine when the DRAM samples address and control signals, and data sampling "is referenced"
14 (more on this later) to the clock signals. *Id.* Dozens of timing diagrams in the data sheets include a
15 graph showing the differential clock signals. These graphs confirm the clock signals' periodic nature
16 and their role in providing timing information. *See, e.g.,* Hynix DDR2 at 23 (shown above).
17 Rambus has plainly shown that the accused devices embody this limitation, and again, the
18 Manufacturers do not dispute this given the court's construction of the phrase. *But see Rambus*, 569
19 F. Supp. 2d at 981-85 (disputing the construction of "external clock signal").

20 **c. Receiving a Request for a Write Operation**

21 Whether the accused devices receive a "request for a write operation" synchronously with
22 respect to the external clock signal is a disputed legal matter, but there is no dispute as to the facts.
23 A write cycle begins on a rising edge of the clock when the DRAM receives a high voltage signal on
24 the /RAS pin and low voltage signals on /CS, /CAS, and /WE pins. Murphy Decl. ¶ 76; Hynix
25 DDR2 Operation at 19. The data sheet defines these input pins as command signals. Hynix DDR2
26 at 8 (noting that "/CS is considered part of the command code" and that /RAS, /CAS, and /WE are
27 "command inputs"). As such, they are sampled at the crossing point of the differential clock signals.

1 claims would be understood by a person of ordinary skill in the art to exclude signals sent to a
2 DRAM that cannot be rejected. Mr. McAlexander testifies in support of this argument, noting that
3 the operations of a DDR2 SDRAM are "mandated, not 'requested' by the external controller."
4 McAlexander Decl. ¶ 45.

5 The specification does not distinguish requests from commands,⁸ nor do the claims, and no
6 party has presented any prosecution history shedding light on this dispute. Without intrinsic
7 evidence, the court turns to extrinsic sources to determine how a person of ordinary skill would
8 understand the word "request." *Phillips v. AWH Corp.*, 415 F.3d 1303, 1317-19 (Fed. Cir. 2005) (en
9 banc). In gauging the relevance of such evidence, the court bears in mind (1) when the extrinsic
10 source was created, (2) whether the extrinsic source was written by or for the person of ordinary
11 skill in the art, (3) whether the extrinsic might be tainted or shaped by the bias of the pending
12 litigation, (4) the significance of the extrinsic source within the enormous field of potential extrinsic
13 sources of evidence, and (5) the impact the evidence has on public notice of the claim's scope. *See*
14 *id.* at 1318.

15 Prior art patents, whether cited by any patent-in-suit or not, can be a useful guide to a term's
16 ordinary meaning. *Arthur A. Collins*, 216 F.3d at 1044-45. First, they were initially written for the
17 person of ordinary skill in the art. Second, their date is easily determined and compared to that of
18 the patent-in-suit. Third, they are (normally) unconnected to the litigation and therefore lack the
19 bias that can shade expert testimony. Here, Rambus points to a number of Micron SDRAM patents.
20 To the extent these sources might show bias from having been created by a party, that bias would be
21 against Rambus's position.

22
23 ⁸ The word "command" appears in the Farmwald/Horowitz specification once. *See* '916
24 Patent, col. 11, ll. 44-51. In that section, the inventors describe programming the BlockSize[0:3] field
25 in the preferred embodiment request packet used in the Rambus packet-based bus architecture. *Id.* If
26 the DRAM received a sequence of four zeroes for BlockSize[0:3], it would indicate a block size 0 bits
27 in length, essentially signaling that no data transfer would occur. This is not useful, so the inventors
28 proposed configuring the DRAM to recognize BlockSize[0:3] = [0000] as a "special command" to
refresh the DRAM or to switch DRAM access modes. This discussion is not helpful in resolving the
issue raised by the Manufacturers, i.e., determining whether a person of ordinary skill in the art would
understand "requests" to be permissive and "commands" to be mandatory.

1 The Blodgett specification of several Micron patents⁹ generally discusses a memory system
2 including a microprocessor and a DRAM that attempts to reduce access times by anticipating the
3 microprocessor's requests. One embodiment comprises "a microprocessor, a burst access memory
4 having addressable memory cells for providing data in response to a *read request* from the
5 microprocessor, the *read request* including a start memory cell address, and address generation
6 circuitry for generating a memory cell address and initiating a read operation in anticipation of a
7 read request from the microprocessor." U.S. Patent No. 6,601,156, col. 2, ll. 13-20 (emphasis
8 added). This system has two parts: a microprocessor that transmits read requests and a memory that
9 receives read requests (and attempts to anticipate future read requests). Two aspects of this
10 embodiment and the discussion in the specification are worthy of note. First, the DRAM receives a
11 request and that request causes the DRAM to begin the operation (at least until the address
12 generation circuitry uses the memory cell address to take over and predict the next read operation).
13 Second, there is no suggestion in the Blodgett specification that a DRAM may ignore the
14 microprocessor's "request."

15 Another Micron patent describes a memory controller that can control the sequence of
16 requests transmitted by the microprocessor. U.S. Patent No. 7,149,857 (filed May 14, 2002).
17 Generally speaking, only a single row in a given bank of a DRAM may be accessed at a time. *See*
18 *id.*, col. 1, ll. 26-40. If no row is activated, a "page miss" occurs and the bank must be activated
19 (which takes time). *Id.* If the wrong row is open, a "page conflict" occurs and the wrong row must
20 be closed ("precharged") and the correct row opened (which also takes time). *Id.* The ideal result (a
21 "page hit") occurs when the row desired for an operation is the row that is already open. *Id.* Prior
22 art memory systems processed requests in the order they were received, leading to a high mix of
23 page misses and page conflicts and the longer access times they caused. *Id.*, col. 1, ll. 40-49. The
24 invention of this Micron patent is a memory controller that can prioritize requests to improve access

25
26 ⁹ The Blodgett application, filed on July 3, 1996, has given rise to, among others, U.S.
27 Patent Nos. 6,601,156 (Jul. 29, 2003), 6,981,126 (Dec. 27, 2005), 7,210,020 (Apr. 24, 2007). While
28 Rambus and Micron had a cool relationship at that point in time, the specification predates this dispute
(understood broadly) by at least three and a half years.

1 times by increasing the ratio of page hits to page misses and conflicts.

2 Rambus pulls a single quote from the specification's discussion of the queue of executed
3 requests contained in the memory controller. *See* Murphy Reply Decl. ¶ 33. The queue "manages
4 the requested data read from the DRAM upon execution of the *read requests*, and returns the
5 requested data . . ." '857 Patent, col. 5, ll. 35-39 (emphasis added). To Rambus, this statement
6 indicates that the DRAM executed the read operations and that these operations are known as "read
7 requests."

8 This supports Rambus's interpretation, but it is not the most probative discussion in the
9 patent. Part of the memory controller's process for optimally sequencing requests involves a
10 "command sequencer." *See id.*, col. 4, ll. 48-61. That discussion recognizes that, for example, a
11 read request can contain two components: a "read" command and a "data control command." *Id.*
12 The data control command indicates whether to activate or precharge a row, while the read or write
13 command indicates what operation to perform. *Id.* The command sequencer can optimize memory
14 access by separating the read or write commands from their associated data control commands,
15 transmit the data control commands in parallel with other commands and ahead of their associated
16 read or write commands, and therefore increase the ratio of "page hits." *Id.*, col. 4, l. 62 – col. 5, l. 3.
17 To the extent that a person of ordinary skill would distinguish a "request" from a "command," this
18 discussion shows that the distinction is not the mandatory/permissive distinction urged by the
19 Manufacturers. On the contrary, it shows that to a person of ordinary skill, a "request" for an
20 operation may include certain details about that operation, in addition to the necessary "command"
21 to accomplish it.

22 A final Micron patent's background discussion illustrates that Rambus is correct about the
23 person of ordinary skill's understanding of a "request." In that background, the patent generally
24 describes the timing of reading and writing data in SDRAM and DDR* SDRAMs. U.S. Patent No.
25 7,054,222, col. 1, l. 13 – col. 3, l. 59 (filed Jul. 19, 2004). In discussing the time it takes for an
26 operation to transpire in an SDRAM, the time line begins with a "*read request* [being] specified at
27 time T0." *Id.*, col. 1, ll. 37-41 (emphasis added). Later in the specification, the patent discusses a

1 "write command" signal that one skilled in the art would recognize as "a function of the RAS, CAS,
2 and W/E signals external to the device." *Id.*, col. 6, ll. 13-19. The patent does not explicitly draw
3 any distinction between "requests" and "commands," instead appearing to use them interchangeably.

4 "Learned treatises" can also help to ascertain a term's ordinary meaning. *Phillips*, 415 F.3d
5 at 1317. A recent treatise strengthens the interpretation of the term proposed by Rambus. Bruce
6 Jacob, Spencer W. Ng, & David T. Wang, *Memory Systems: Cache, DRAM, Disk* (2008)
7 (hereinafter "*Jacob, Memory Systems*"). Before going further, the court notes that the treatise's
8 "target audience are those planning to build and/or optimize memory systems: i.e., computer-
9 engineering and computer-science faculty and graduate students (and perhaps advanced
10 undergraduates) and developers in the computer design, peripheral design, and embedded systems
11 industries." *Id.* at xxxiii. Though the treatise postdates the Farmwald/Horowitz patent by 18 years,
12 it is from the same field and the court has found no indication that the meaning of any of the terms at
13 issue have shifted during the art's evolutionary progression. The treatise appears authoritative within
14 its field based on the court's failure to locate any treatises of a similar nature. Finally, the treatise
15 does not appear to have been shaped by the pending litigation.¹⁰ With these factors shaping the
16 weight that can be placed on the text, the court turns to the book's discussions of "requests" and
17 "commands."

18 The treatise's use of the phrase "request" at multiple points in the book reinforces Rambus's
19 proposed construction and undermine the Manufacturers' proffered distinction. In an overview of
20 DRAM organization, the authors discuss how a multi-bank design functions. *Id.* at 414-15. They
21 note that the banks must share the same input and output pins, but that "the multibank architecture
22 allows *commands such as read requests* to be pipelined." *Id.* at 414 (emphasis added). In a chapter
23 on "Basic DRAM Memory Access Protocol," the authors discuss the interaction between different
24 commands beginning with the "modern" DRAM (SDRAM). *See id.* at 437. Throughout the chapter,

25
26 ¹⁰ Rambus suggests, but does not prove, that one of the authors consults for Nanya in this
27 litigation. *See* Murphy Reply Decl. ¶ 33. Mr. Jacob has not previously appeared in this court.
28 Nonetheless, any such affiliation would only suggest that the treatise's usage of words would be shaded
in the Manufacturers' favor.

1 the authors appear to use the phrases interchangeably. For example:

2 The case of consecutive read *commands* to different rows of the same bank has been
3 examined in the previous section. This section examines the case of consecutive
4 read *requests* to different banks with the second *request* hitting a bank conflict
5 against an active row in that bank.

6 *Id.* at 440 (emphasis added).

7 If the treatise makes any distinction between a "request" and a "command," it is the
8 distinction suggested in the Micron patent to request sequencing. The book's introductory definition
9 of a memory controller's function is "to accept read and write requests to a given address in memory,
10 translate the request to *one or more* commands to the memory system, [and] issue those commands
11 to the DRAM devices in the proper sequence and proper timing[.]" *Id.* at 409 (emphasis added). In
12 discussing basic command interactions, i.e., "without command reordering," the authors write "all of
13 the DRAM commands associated with the first request must be scheduled before any DRAM
14 commands associated with the second request can be scheduled." *Id.* at 440. With command
15 reordering, the DRAM controller can take a read request, separate the read command from its
16 associated precharge command, and "obtain better bandwidth utilization." *Id.* at 441. If there is any
17 difference between the meaning of "request" and "command," these portions of the treatise suggest
18 that it is that a request is composed of one or more commands; for example, a read request would
19 contain a read command and may (or may not) contain other commands related to the status of the
20 memory banks.

21 In the end, it appears that a person of ordinary skill would have used the terms "request" and
22 "command" interchangeably. It is possible that a person of ordinary skill might have perceived a
23 minor distinction between the terms, for example, that a read "request" would include a read
24 "command" and the other necessary commands (like a precharge or bank activation command) to
25 prepare the DRAM to carry out the read command. But nothing in the intrinsic evidence, the
26 Micron patents, the Jacob treatise, or any other extrinsic source the court has encountered supports
27 the Manufacturers' and Mr. McAlexander's mandatory/permissive distinction between "commands"
28 and "requests."

1 Based on the foregoing, a person of ordinary skill in the art would not understand the term
2 "request" in "request for a write operation" to cover only instructions to the DRAM that the DRAM
3 could reject. A person of ordinary skill would instead draw upon the common usage of the time, and
4 still common in the art today, that a "request" is an instruction to a DRAM to perform an operation.
5 There being no dispute that the quartet of signals discussed above initiates a write cycle in the
6 Manufacturers' devices, the court concludes that Rambus has carried its burden of persuasion that
7 the devices embody this aspect of the "request for a write operation" limitation.

8 **ii. Does a "Series of Bits" Include High or Low Voltage**
9 **States?**

10 The court's construction of the "request for a write operation" limitation requires the DRAM
11 to receive a "series of bits" that request a write of data. The Manufacturers argue that the four
12 command inputs that begin a write cycle – a high voltage signal on /RAS and low voltage signals on
13 /CS, /CAS, and /WE – do not constitute a "series of bits." The Manufacturers' entire argument on
14 this point rests on the declaration of Mr. McAlexander. *See* Opp'n at 7-8. In Mr. McAlexander's
15 opinion, the high or low voltage signals represent "states" of the signal lines and that a person of
16 ordinary skill in the art would not consider these "states" to be "bits." McAlexander Decl. ¶ 61. Mr.
17 McAlexander's sole reference to support his distinction is that the data sheets refer to the voltage
18 levels as "states" in truth tables. *Id.* (citing Hynix DDR2 Operation at 50).

19 Mr. McAlexander's opinion that a high or low voltage state would not be understood by one
20 of skill in the art as a "bit" is based on little more than his say-so. This substantially reduces its
21 persuasive force, keeping in mind that such testimony is "generated at the time of and for the
22 purpose of litigation and thus can suffer from bias that is not present in intrinsic evidence." *See*
23 *Phillips*, 415 F.3d at 1317. Absent a basis rooted in intrinsic sources or extrinsic sources untouched
24 by the litigation, an expert's naked opinion on the meaning of a term is of little help.

25 There is no support for Mr. McAlexander's opinion. Both general and technical dictionaries
26 from around 1990 demonstrate that a high or low voltage state is a "bit." For example, a "bit" is a
27 "contraction of the term 'binary digit'; a unit of information represented by a zero or a one." *IEEE*

1 *Standard Dictionary of Electronic and Electrical Terms* (4th ed. 1988); *The New IEEE Standard*
2 *Dictionary of Electronic and Electrical Terms* (1993). It is "a unit of information equivalent to the
3 result of a choice between two equally probable alternatives." *Webster's Third New International*
4 *Dictionary* (1981). Or, in other words, it is "a unit of information derived from a choice between
5 two equally probable alternatives or 'events.'" *Oxford English Dictionary* (2d ed. 1989). A final
6 definition: "Bit is a contraction of the term Binary digIT. It is the smallest unit of information (data)
7 a computer can process, *representing either high or low, yes or no, or 1 or 0.*" *Newton's Telecom*
8 *Dictionary* (4th ed. 1991) (emphasis added).

9 Even Mr. McAlexander's reliance on the Hynix' data sheet's truth table is misplaced. The
10 truth table contains three entries: H (high), L (low), and X. *See* Hynix DDR2 Operation at 50. The
11 data sheet defines X as "H or L (but a defined logic level)." *Id.*, n.6. Thus, although the truth table
12 does not refer to the high and low voltage states on the command lines as "bits," it recognizes that
13 "H" and "L" are defined as binary logic states. Because the data sheet defines the high and low
14 states as logic levels, those "states" represent bits of information.

15 Finally, there is Mr. McAlexander's prior testimony. In an expert report from the *Infineon*
16 litigation, Mr. McAlexander wrote that "[b]its are transmitted on signal lines by the use of voltage.
17 A high voltage represents a '1' and a low voltage represents a '0'. Thus, examining the state of signal
18 lines at a particular point in time is examining a series of bits" Murphy Reply Decl. ¶ 7.¹¹ In
19 preparing the current declaration, Mr. McAlexander stated that he based his current opinion on the
20 materials listed in Exhibit 1 to his October 5, 2007 declaration. *See* McAlexander Decl. § 5
21 (unnumbered paragraph). In the October 5, 2007 declaration, his first listed reference is "my prior
22 reports identified in Exhibit 5." In Exhibit 5, he listed the eleven reports he filed in the *Infineon*
23 litigation. Thus, the prior report quoted by Mr. Murphy served as a part of the materials Mr.
24 McAlexander reviewed in preparing his current opinion, yet Mr. McAlexander makes no effort now

26 ¹¹ Mr. Murphy did not include a copy of the report as an exhibit to his reply declaration.
27 Nonetheless, the Manufacturers have not indicated that this statement is inaccurate in their supplemental
28 briefing.

1 to distinguish or explain his prior testimony that the voltage level of a command line represents a
2 "bit."

3 In light of the foregoing, the argument advanced by the Manufacturers borders is without
4 merit, and Mr. McAlexander's opinion is not credible. A person of ordinary skill in the art would
5 recognize that the high voltage signal on /RAS and low voltage signals on /CS, /CAS, and /WE
6 constitute a "series of bits."

7 **iii. Are There Different "Types" of Write Requests?**

8 Under the court's claim construction, the method of claim 16 requires the series of bits
9 received by the DRAM to "identif[y] what type of write to perform." *Rambus*, 569 F. Supp. 2d at
10 974-77; *see also Rambus Inc. v. Infineon Techs., AG*, 318 F.3d 1081, 1093 (Fed. Cir. 2003)
11 (construing "request"). The Manufacturers argue that their devices do not infringe the method
12 because their devices only recognize one "type" of write operation. Implicit in the Manufacturers'
13 argument is the notion that identifying what "type" of write requires there to be more than one.
14 *Rambus* argues that the Manufacturers' devices meet this limitation because they feature two "types"
15 of write operation: a write operation with auto-precharge and one without.

16 As discussed previously, a bank can only have one row open at a time. Before a new row
17 can be opened, the old row must be closed, i.e., the bank must be "precharged." Hynix DDR2
18 Operation at 31, 36. The Hynix DDR2 SDRAM can be instructed to precharge a specific bank (or
19 all banks) upon receiving a precharge command. *Id.* at 31. The combination of command signals
20 that triggers a precharge operation is /CS, /RAS, and /WE low and /CAS high on a rising clock edge.
21 *Id.* The status of address lines A10, BA2, BA1, and BA0 then determine which banks get
22 precharged. *Id.* It is important to note that a precharge command and, for example, a write request,
23 cannot be transmitted simultaneously because they require different statuses on the /CS, /RAS,
24 /CAS, and /WE command lines. Thus, normal operation requires a precharge command to be sent
25 on a first rising edge of the clock and then a write command to be sent on a second rising edge of the
26 clock.

27 The Hynix DDR2 SDRAM includes the ability to recognize an "auto-precharge" command.

1 *Id.* at 36. When the DRAM receives a write command on the /CS, /RAS, /CAS, and /WE pins, it
2 also monitors address input line A10. *Id.* "If A10 is LOW when the READ or WRITE command is
3 issued, then normal Read or Write burst operation is executed and the bank remains active at the
4 completion of the burst sequence." *Id.* In other words, if A10 is low, auto-precharge is off, and
5 following the operation, the bank does not automatically close. If the next request seeks to read or
6 write to a different row in the same bank, a separate precharge command will be required before the
7 next request can be processed. However, if the next request seeks to use the same row, that row will
8 still be open. On the other hand, if A10 is high, the auto-precharge command accompanies the read
9 or write operation. *Id.* Thus, once the write operation is complete, the DRAM will close the row,
10 allowing it to proceed with a second request for a different row immediately. *See id.*

11 When construing the "request" terms at issue, the Federal Circuit held that the "request" must
12 indicate its "type," listing as examples "page mode, normal mode, etc." *Infineon*, 318 F.3d at 1093.

13 The Farmwald/Horowitz specification explains the distinction:

14 The method of this invention provides for access mode control specifically for the
15 DRAMs. One such access mode determines whether the access is page mode or
16 normal RAS access. In normal mode (in conventional DRAMs and in this
17 invention), the DRAM column sense amps or latches have been precharged to a
18 value intermediate between logical 0 and 1. This precharging allows access to a row
19 in the RAM to begin as soon as the access request for either inputs (writes) or
20 outputs (reads) is received and allows the column sense amps to sense data quickly.
21 In page mode (both conventional and in this invention), the DRAM holds the data
22 in the column sense amps or latches from the previous read or write operation. If a
23 subsequent request to access data is directed to the same row, the DRAM does not
24 need to wait for the data to be sensed (it has been sensed already) and access time for
25 this data is much shorter than the normal access time. Page mode generally allows
26 much faster access to data but to a smaller block of data (equal to the number of
27 sense amps). However, if the requested data is not in the selected row, the access
28 time is longer than the normal access time, since the request must wait for the RAM
to precharge before the normal mode access can start.

'916 Patent, col. 10, ll. 22-43. In other words, the claim is not directed to metaphysically different
"types" of write operations. As construed by the Federal Circuit, the claimed "request for a write
operation" always writes data the same way. The "types" of write operation differ in how they leave
the memory bank with respect to the next request.


In light of that clarification regarding the meaning of "type," it is clear that the Hynix DDR2

1 SDRAM (and other accused devices) embody this aspect of the limitation. A write operation with
2 auto-precharge (i.e., with A10 high) closes the row following the write operation and enables the
3 DRAM to operate analogous to the "normal" mode described in the specification and begin sensing
4 data immediately after receiving the next request. A write operation without auto-precharge (A10
5 low) leaves the row open, risking a potential page conflict but permitting the faster page mode
6 access described in the specification. Because the high or low signal sent over the A10 address
7 input line specifies the "type" of write operation to perform, Rambus has carried its burden of
8 persuasion with respect to this limitation.

9 **d. Sampling Data After a Number of Clock Cycles**

10 The next limitation of the claimed method requires the DRAM to sample data in response to
11 the request for a write operation "after a programmable number of clock cycles of the external clock
12 signal transpire." Mr. Murphy states that Hynix's DDR2 SDRAMs meet this limitation. Murphy
13 Decl. ¶ 153.

14 He bases this opinion on his study of the Hynix DDR2's data sheet's discussion of the
15 device's programmable write latency. *See id.* ¶ 71. As discussed above, the device has a write
16 latency equal to the programmable read latency minus one clock cycle. Hynix DDR2 Operation at
17 20. The timing diagram examples in the data sheet illustrate what occurs in a write operation. *See*
18 *id.* To begin, the DRAM receives a request for a write operation. It then waits for a number of
19 clock cycles equal to the programmable write latency. Right before the latency period expires, the
20 DQ strobe signal associated with data transfer becomes active. Finally, as the latency period
21 expires, the DRAM begins to sample the DQ lines for incoming data. The two examples below
22 show this process with write latencies of 2 and 4 clock cycles respectively:



Hynix DDR2 Operation at 26, 27 (emphasis added).

The Manufacturers dispute that this limitation is met because the DRAM samples data in response to the incoming DQ strobe. See McAlexander Decl. ¶ 143. As discussed in further detail below, the relationship between the external clock signal and the DQ strobe is not perfectly clear. As shown in Micron's Figure 29, the crossing point of DQ strobe jiggles about the crossing point of the complementary clock signals by what appears to be $\pm t_{DQSS}$. Thus, Mr. McAlexander appears correct that in some instances the DRAM might begin sampling data slightly before the write latency's number of clock cycles transpire.¹²

While this is true, it is irrelevant in light of the language of claim 16. The limitation reads: "sampling data, in response to the request for a write operation, after a programmable number of clock cycles of the external clock signal transpire." While such sampling may occur (slightly) before the write latency period transpires, at other times it will occur after the latency period transpires. This normal operation is shown in both examples above. The DRAM samples the data on the DQ lines at the crossing points of the DQ strobes, which occur after the latency period

¹² For context, the sampling never precedes the latency period number of clock cycles by more than a fraction of a single clock cycle.

1 transpires. The limitation is therefore met. That the accused devices occasionally fail to meet this
2 limitation does not defeat the devices' infringement at other times. *See Hilgraeve Corp. v. Symantec*
3 *Corp.*, 265 F.3d 1336, 1343 (Fed. Cir. 2001).

4 **e. Storing the Programmable Value**

5 A further limitation on claim 14 requires the DRAM to store a value "which is representative
6 of the programmable number of clock cycles of the external clock in a programmable register on the
7 memory device." Mr. Murphy states that the accused devices satisfy this limitation too, pointing to
8 the programmable write latency value. Murphy Decl. ¶ 170.

9 The Hynix DDR2 SDRAM contains a programmable mode register that is configured when
10 the DRAM is turned on. Hynix DDR2 Operation at 6. It is programmed by driving the command
11 inputs /CS, /RAS, /CAS, and /WE and address inputs BA0 and BA1 to their low voltage state. *Id.*
12 The CAS latency can then be set to 2, 3, 4, 5 or 6 clock cycles by varying the voltage levels on
13 address inputs A4-A6. *Id.* In the extended mode register programming mode, the additive latency
14 can be programmed from 0 to 5 clock cycles by controlling the voltage levels on address inputs A3-
15 A5. *Id.* at 8. These values are stored in the mode register until the device is turned off, or until it is
16 reprogrammed. *Id.* at 6.

17 As discussed, the read latency in the Hynix DDR2 SDRAM equals the CAS latency plus the
18 additive latency. The write latency equals the read latency minus one clock cycle. The register
19 therefore stores two values, which in turn represent the value of the write latency period. Rambus
20 has therefore met its burden of producing facts establishing that the accused products embody this
21 limitation. The Manufacturers do not argue that their devices do not satisfy this limitation.

22 **f. Setting the Programmable Value With a Set Register Request**

23 Finally, to practice the method of claim 14, the DRAM must also receive "a set register
24 request, wherein in response to the set register request, the memory device stores the value in the
25 register." The mandatory mode register and extended mode register programming discussed above
26 embodies this limitation. *See* Murphy Decl. ¶ 174.

27 **3. Lack of Evidence of Indirect Infringement**

28 ORDER GRANTING IN PART AND DENYING IN PART RAMBUS'S MOTIONS FOR SUMMARY JUDGMENT OF
INFRINGEMENT

C-05-00334 RMW; C-05-02298-RMW; C-06-00244-RMW

TSF

1 Claim 16 of the '285 patent recites a method of operating a DRAM. Claim 14 of the
2 '184 patent, claim 16 of the '863 patent and claim 34 of the '037 patent are also method claims. The
3 Manufacturers assert that Rambus has failed to address how the Manufacturers infringe those
4 claims. As the Manufacturers point out, liability for indirect infringement is dependent upon the
5 existence of direct infringement. *Joy Techs., Inc. v. Flakt, Inc.*, 6 F.3d 1306, 1308 (Fed. Cir. 1993).
6 The mere act of selling or manufacturing a device that can practice the method but is capable of
7 substantial non-infringing uses is not an act of infringement. *ACCO Brands, Inc. v. ABA Locks*
8 *Mfrs. Co., Ltd.*, 501 F.3d 1307, 1313 (Fed. Cir. 2007). The Manufacturers thus argue that Rambus
9 has provided no evidence that the Manufacturers have induced or contributed to any practice of the
10 method of claim 16 of the '285 patent or any other of the method claims. Therefore, they argue that
11 summary judgment must be denied.

12 Evidence of direct infringement is a technical hurdle to establishing indirect infringement of
13 a method claim, but it does not appear that Rambus is claiming indirect infringement in its summary
14 judgment motion. "In order to prove direct infringement, a patentee must either point to specific
15 instances of direct infringement *or show that the accused device necessarily infringes the patent in*
16 *suit.*" *ACCO Brands*, 501 F.3d at 1313 (emphasis added). This latter path to establishing direct
17 infringement is satisfied here. The evidence discussed at length above establishes that whenever a
18 DDR2 SDRAM is turned on, it must have its mode register programmed. That mode register stores
19 two values that together represent the programmable write latency. If the DRAM then receives data,
20 i.e., has data written to it, it must receive a request for a write operation and sample the data
21 following the write latency period. Throughout, it will have received a clock signal. Any operation
22 of the Manufacturers' products necessarily infringes claim 16. The court assumes that the
23 Manufacturers do not seriously contend that their products have not been used by themselves, as
24 well as others. *See, e.g., Decl. of Sven Raz, Rambus Inc. v. Hynix Semiconductor, Inc.*, C-05-00334,
25 Docket No. 2425-10, Ex. 7 ¶¶ 49-60 (Expert Report of Robert Murphy). The court therefore enters
26 partial summary judgment that claim 16 of the '285 patent is infringed by the Manufacturers' own
27 use of their accused products.

28 ORDER GRANTING IN PART AND DENYING IN PART RAMBUS'S MOTIONS FOR SUMMARY JUDGMENT OF
INFRINGEMENT

C-05-00334 RMW; C-05-02298-RMW; C-06-00244-RMW

TSF

1 **4. The Nanya DDR3 SDRAM Problem**

2 As discussed before, Rambus has made the requisite showing of infringement of claim 16
3 with respect to each Manufacturers' accused device but one: Nanya's DDR3 SDRAM. This occurred
4 because Rambus did not yet possess a Nanya DDR3 data sheet when it moved for summary
5 judgment. Mr. Murphy nonetheless opines that Nanya's DDR3 device infringes the claim at issue
6 because it is his understanding from an Intel website that Intel has validated Nanya's DDR3 parts.
7 Murphy Decl. ¶ 30. Mr. Murphy reasons that Nanya's DDR3 "very likely includes the same features
8 as the DDR3 SDRAMs of Hynix, Micron, and Samsung" for which Rambus has established
9 infringement. Murphy Decl. ¶ 30. Given that the DDR3 devices must comply with the industry
10 DDR3 standard, this is a reasonable inference. Yet the law is clear that Rambus "must make a *prima*
11 *facie* showing of infringement as to each accused device before the burden shifts to the accused
12 infringer to offer contrary evidence." *L & W*, 471 F.3d at 1318. As discussed above, the parties
13 have sensibly stipulated that certain parts are representative of the many "flavors" of the types of
14 DRAM that each Manufacturer produces. But no such stipulation exists between Rambus and
15 Nanya regarding Nanya's DDR3 products. *See* Tolliver Decl., Ex. 31 (stipulating to a representative
16 Nanya DDR2 product). Nanya has not agreed that its DDR3 products are identical to Hynix,
17 Micron, or Samsung's, and without such an agreement, it is Rambus's burden to produce evidence
18 establishing that. On this point, Mr. Murphy's belief that it is "very likely" that Nanya's devices are
19 similar to Hynix, Micron, and Samsung's makes sense, but that belief is not enough to establish a
20 *prima facie* case of infringement. Though Mr. Murphy provides more of a basis for his belief than
21 the assumption discussed in *L & W*, it is not sufficient to meet Rambus's burden to produce evidence
22 showing that Nanya's DDR3 products embody each limitation of the claims they are accused of
23 infringing. Accordingly, the court denies Rambus's motion for summary judgment with respect to
24 Nanya's DDR3 SDRAM. Nonetheless, the court anticipates that Nanya and Rambus can reach a
25 stipulation with respect to Nanya's DDR3 SDRAMs to prevent unnecessary issues from having to be
26 tried to the jury.

27 **B. Claim 4 of the '696 Patent and Claim 3 of the '446 Patent**

28 ORDER GRANTING IN PART AND DENYING IN PART RAMBUS'S MOTIONS FOR SUMMARY JUDGMENT OF
INFRINGEMENT

C-05-00334 RMW; C-05-02298-RMW; C-06-00244-RMW

TSF

1 Two of Rambus's asserted claims contain a limitation drawn to the output of data. For the
2 reasons discussed below, Rambus has failed to carry its burden of production on infringement with
3 respect to that limitation. The court therefore denies Rambus's motion for summary judgment with
4 respect to claim 4 of U.S. Patent No. 6,751,696 and claim 3 of U.S Patent No. 6,546,446.

5 **1. The Asserted Claims Covering Data Output**

6 The two claims recite DRAMs that include output driver circuitry that output a first portion
7 of data "synchronously with respect to a rising edge transition of the external clock signal" then
8 output a second portion of the data "synchronously with respect to a falling edge transition of the
9 external clock signal." See U.S. Patent Nos. 6,751,696 (claim 4); 6,546,446 (claim 3). In its claim
10 construction order, the court adopted Rambus's proposed construction that "synchronously with
11 respect to" means "having a known timing relationship with respect to." *Rambus Inc. v. Hynix*
12 *Semiconductor Inc.*, 569 F. Supp. 2d 946, 986-87 (N.D. Cal. 2008). Thus, to establish infringement
13 of these two claims, Rambus must produce evidence that the accused DRAMs' output of data has a
14 "known timing relationship" with respect to the rising and falling edge transitions of the external
15 clock signal.

16 **2. Rambus's Proffer of Evidence Regarding Data Output Timing**


17 Mr. Murphy states that the Manufacturers' products "output data in response to (and
18 synchronously with respect to) both the rising and falling edge transitions of an external clock
19 signal." Murphy Decl. ¶¶ 86-89. To support his opinion, Mr. Murphy cites to the Manufacturers'
20 various data sheets for their accused products.

21 **a. Hynix**

22 Mr. Murphy relies on the following timing diagram of a burst read command from the Hynix
23 DDR2 operation guide:

24
25
26
27
28

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28



Hynix DDR2 Operation at 22. Mr. Murphy's declaration does not explain the significance of the timing diagram; he merely cites it as support for his conclusion that the Hynix DDR2 SDRAM outputs data in response to the transitions of the external clock signal. What is clear from the face of the diagram is that the DRAM outputs data (represented by high or low voltage levels on the DQ pins) shortly after crossing points in the differential clock signals. What is not clear from the diagram is whether there is a "known timing relationship" between the transitions of the differential clock signals and the output of data.

Mr. Murphy cites two bullet points from the Hynix DDR2 datasheet's "key features" list to explain his conclusion. The first bullet point advertizes that "[o]n chip DLL align DQ, DQS and DQS\ transition with CK transition." Hynix DDR2 at 4. The second states that "[d]ata outputs on DQS, DQS\ edges when read (edged DQ)." *Id.* Mr. Murphy does not cite the bullet point reciting that "[a]ll addresses and control inputs except data, data strobes, and data masks latched on the rising edges of the clock." *Compare* Murphy Decl. ¶ 86 with Hynix DDR2 at 4. Mr. Murphy does not explain this language.

What is missing from Rambus's proffer is any evidence of the "known timing relationship" between the output of data and the external clock signal. Mr. Murphy's declaration does not explain the nature of the timing relationship between the external clock signal and outputting data from the

1 DRAM. His conclusion that the DRAM outputs data "synchronously with respect to" the transitions
2 of the external clock signal must be factually supported. *Arthur A. Collins, Inc.*, 216 F.3d at 1047-
3 48. With respect to Hynix's DDR2 SDRAM, that factual support consists of the diagram and the
4 two bullet points from the key features list. But interpreting that factual foundation in a light
5 favorable to the Manufacturers, as required in the summary judgment context, there is a triable issue
6 as to whether there is a "known timing relationship" between the output of data and the external
7 clock signal's transitions. To begin, the diagram hints at a connection between data output and the
8 external clock signal, but data output correlates most strongly with transitions in DQ strobe, not the
9 external clock signal. The data sheet list of "key features" cited by Mr. Murphy confirms this – the
10 DRAM outputs data on the edges of DQS and DQS\, not CK and CK\. Hynix DDR2 at 4. Data
11 output signals, unlike address and control signals, are not latched to the rising edges of the external
12 clock signal. *Id.* Accordingly, Rambus has not met its burden of production because the scant
13 evidence it relies upon could permit a jury to conclude that there is no "known timing relationship"
14 between data output and the transitions of the external clock signal with respect to Hynix's products.

15 That is not say that the court embraces Mr. McAlexander's opposing conclusion that "data is
16 not output from the memory as a result of the external clock signal." McAlexander Decl. ¶ 102. As
17 noted in the key features list, the DRAM's delay lock loop circuitry aligns the transitions of the DQ
18 strobe with the external clock signal. Hynix DDR2 at 4. Indeed, the timing diagram shown above
19 marks the gap between the differential clock signals' crossing point and the DQ strobes' crossing
20 point and indicates that it must be less than t_{DQSK} . The list of timing parameters in the datasheet
21 further indicates that this gap must not exceed +/- 400 picoseconds. Hynix DDR2 at 22. This
22 suggests *some* timing relationship between the external clock signal and DQ strobe, though it cannot
23 be determined on summary judgment whether there is a "known" relationship between them. *See*
24 McAlexander Decl. ¶ 104.

25 The need for further testimony on this point is confirmed by Mr. Murphy's reply declaration,
26 in which he purports to stand by his prior opinion, Murphy Reply Decl. ¶ 19, but appears to concede
27 that data output occurs as a result of transitions in DQ strobe, Murphy Reply Decl. ¶ 21.


1 Nonetheless, Mr. Murphy concludes that because DQ strobe has a known relationship with respect
2 to the external clock signal, the Manufacturers' products infringe by "simple transitivity." *Id.* ¶ 21.
3 Mr. Murphy's reply declaration still fails to lay out adequately the nature of the "known timing
4 relationship" between DQ strobe and the external clock signal to allow the court to understand it.¹³
5 This will have to be done at trial.

6 **b. Micron**

7 Mr. Murphy's testimony regarding Micron's products is similarly conclusory. In its entirety,
8 Mr. Murphy's testimony is that "[t]he Burst Read figures in the Micron data sheets show data output
9 in portions, in response to (and synchronously with respect to) rising and falling edge transitions of
10 the external clock signal." Murphy Decl. ¶ 87. Mr. Murphy then cites to various pages of Micron's
11 data sheets without explaining the significance of those citations.

12 With respect to Micron's DDR2 products, Mr. Murphy cites to two pages of the data sheet.
13 He pulls from a feature summary that the DRAM features a DLL "to align DQ and DQS transitions
14 with CK." Murphy Decl. ¶ 87 (citing Micron DDR2 at 1). He then refers to a page of the data sheet
15 showing burst read operations, which the court reproduces below. *Id.* (citing Micron DDR2 at 41).

16
17
18
19
20
21
22
23
24
25 ¹³ Mr. Murphy provides one paragraph of testimony noting that Micron's DDR2 SDRAM
26 must "align with the external clock signal within t_{DQSS} ." Murphy Reply Decl. ¶ 22. That paragraph
27 quotes the datasheet, but fails to explain the significance of that parameter. More significantly, Mr.
28 Murphy fails to make a similar showing as to the timing relationship in any other accused product.
Thus, even if this showing sufficed as to Micron's DDR2 SDRAMs, the court could not enter summary
judgment of infringement against any other device.




- Notes: 1. DO *n* (or *b*) = data-out from column *n* (or column *b*).
 2. BL = 4.
 3. Three subsequent elements of data-out appear in the programmed order following DO *n*.
 4. Three subsequent elements of data-out appear in the programmed order following DO *b*.
 5. Shown with nominal t_{AC} , t_{DQSCK} , and t_{DQSQ} .
 6. Example applies when READ commands are issued to different devices or nonconsecutive READs.

The read operation depicted above has a CAS latency of 4, hence the read operation begins four clock cycles after the read command is received by the DRAM. Thus, looking ahead to "T4," it appears that a differential clock transition, a DQS transition, and the transmission of data on the DQ lines all begin simultaneously. One could therefore read this datasheet as Mr. Murphy suggests as showing that data is output "in response to (and synchronously with respect to) rising and falling edge transitions of the external clock signal." Murphy Decl. ¶ 87. But one could equally infer that the data is output synchronously with respect to the transitions of the DQ strobes, or with the rising and falling transitions of both the external clock signal and the DQ strobes.

Easily overlooked in this figure is the qualification in note 5: "shown with nominal . . . t_{DQSCK} , t_{DQSQ} ." The Micron DDR2 data sheet explains this caveat in a later figure, shown (in part) below:

Figure 29: Data Output Timing – t^*AC and t^*DQSK



Notes: 1. t^*DQSK is the DQS output window relative to CK and is the "long-term" component of DQS skew.

Micron DDR2 at 48. This figure demonstrates the indefinite nature of the figure Mr. Murphy relies upon in support of his conclusion. With various parameters set to "nominal," the timing of various actions inside the DRAM appear simultaneous. In reality, the relationship between the external clock signals, the data strobes, and the output of data is much more complex. It appears that the DDR2 SDRAM outputs data in response to the data strobe. It also appears that the data strobe adheres to the external clock signal within a parameter, t_{DQSK} , but that the data strobe jitters about the external clock signal's transitions, sometimes preceding it (e.g., at T4) and sometimes lagging it (e.g., at T5).


None of this complexity is made clear by Mr. Murphy's conclusory statement that the Micron DRAMs output data "(synchronously with respect to) rising and falling edge transitions of the external clock signal." The court accepted Rambus's construction that for an event to occur "synchronously with respect to" a transition of an external clock signal, the event must be shown to have a "known timing relationship" with respect to the clock signal. Mr. Murphy's declaration – Rambus's basis for its summary judgment motion – makes no showing of what that "known timing relationship" is.

A further example of the weakness of Mr. Murphy's declaration lies in its "discussion" of Micron's DDR3 parts. Mr. Murphy supports his conclusion that they infringe by citing "Micron

1 DDR3 at Data Sheet at 2 ("The read data is transmitted by the DDR3 SDRAM edge-aligned to the
2 data strobes")." This citation reflects that Micron's DDR3 transmits data with respect to the data
3 strobes, and does not say anything with respect to the external clock signal. As discussed above,
4 there appears to be a relationship between the data strobes and external clock signal, but Mr.
5 Murphy does not explain what it is.

6 **c. Nanya**

7 Mr. Murphy's declaration is again too conclusory with respect to Nanya's products. It
8 differs, however, from Mr. Murphy's description of Hynix and Micron's products in that Mr. Murphy
9 states that "the figure[] entitled 'Burst Read Operation' in the Nanya DDR2 Data Sheet . . . show[s]
10 data output in portions, in response to (and synchronously with respect to) rising and falling edge
11 transitions of the external clock signal and the corresponding DQS and /DQS edges." Murphy Decl.
12 ¶ 88. He again cites to a portion of a data sheet explaining that the data strobes are "edge aligned
13 with read data." *Id.* (citing Nanya DDR2 at 4, 25). The cited diagram appears below:




23 The diagram suggests that data output occurs simultaneously with the transitions of the differential
24 clock signals. Again, however, it is unclear what the "known timing relationship" is between the
25 external clock signal and the output of data.

26 **d. Samsung**

27 With respect to Samsung's products, Mr. Murphy reverts to the same conclusion he shared

1 with respect to Hynix and Micron: "The Burst Read figures in the Samsung documentation show
 2 data output in portions, in response to (and synchronously with respect to) rising and falling edge
 3 transitions of the external clock signal." Murphy Decl. ¶ 89. For Samsung's DDR2 parts, Mr.
 4 Murphy supports this conclusion with a single citation to a diagram. *See id.* (citing Samsung DDR2
 5 Operation at 18).

Burst Read Operation: RL = 5 (AL = 2, CL = 3, BL = 4)



14 Drawing all inferences in favor of Samsung, it is impossible (at least to the court's understanding) to
 15 discern the "known timing relationship" between data output and the external clock signal merely by
 16 glancing at this diagram. It appears that a transition of the differential clock signals triggers a
 17 transition of the DQ strobes, and shortly thereafter data is output.

3. Conclusion

19 In the end, the truth appears to be somewhere between the opinions of Mr. Murphy and Mr.
 20 McAlexander. The distinction between the external clock signal and DQ strobe is more than trivial.
 21 It appears that DQ strobe was added to the DDR generations of SDRAMs to decouple the timing of
 22 the data busses connecting a DRAM to a memory controller from the timing of the control and
 23 address busses. Jacob, *Memory Systems*, at 404-06. Because the control and addresses busses
 24 connect the memory controller to every DRAM in the environment (while a memory controller
 25 connects to each DRAM with a specific data bus), they must transmit more information farther,
 26 requiring lower clock frequencies. Using DQ strobes only on the data busses frees the data busses to
 27 operate at higher frequencies (and thus transmit more information). Obviously, activity on the data

1 busses should still correspond to the activity on the command busses, hence the apparent need for a
2 relationship between DQ strobe and the external clock signal. *See id.* at 407 ("Theoretically, the
3 DQS signal, in its function as the source-synchronous clocking reference signal, operates
4 independently from the global clock signal. However, where the DQS signal does operate
5 independently from the global clock signal, the DRAM memory controller must either operate
6 asynchronously or devote additional stages to buffer read data returning from the DRAM devices. A
7 complete decoupling of the DQS signal from the global clock signal is thus undesirable.").

8 Whether this relationship is a "known timing" relationship cannot be determined on the
9 present record, however, due to Rambus's insufficient showing. Mr. Murphy's declaration contains
10 no discussion of the nature of the timing relationship between the clock signal, DQ strobe, and the
11 output of data. His conclusion that the "synchronously with respect to" claim limitation is met is not
12 enough. Accordingly, this issue will have to be decided based on the additional evidence presented
13 at trial. Rambus's motion for summary judgment of infringement on these two claims is therefore
14 denied.

15 4. **Claim 36 of the '020 Patent**

16 One of Rambus's asserted claims raises similar factual issues to those discussed above.
17 Claim 36 of U.S. Patent No. 6,378,020 recites an integrated circuit device that outputs data "in
18 response to" a rising and falling transition of an external clock signal. Mr. Murphy relies on the
19 same discussion in paragraphs 86 to 89 of his declaration to support his conclusion that the
20 Manufacturers' products meet this limitation. *See* Murphy Decl. ¶¶ 448, 452, 456, 460 (citing ¶¶ 86-
21 89). As discussed, it appears that data is output in response to transitions in the DQ strobe signal.
22 Mr. Murphy's declaration fails to establish the relationship between the external clock signal and the
23 DQ strobe, and how the external clock signal might cause a transition in DQ strobe such that it could
24 be said that the external clock signal's transition also caused the output of data. The court therefore
25 denies Rambus's motion for summary judgment of infringement with respect to claim 36 as well.

26 B. **Claim 14 of the '184 Patent, Claim 27 of the '051 Patent, and Claim 16 of the** 27 **'863 Patent**

28 ORDER GRANTING IN PART AND DENYING IN PART RAMBUS'S MOTIONS FOR SUMMARY JUDGMENT OF
INFRINGEMENT

C-05-00334 RMW; C-05-02298-RMW; C-06-00244-RMW

TSF

1 Three of Rambus's asserted claims contain a limitation similar to that discussed above, but
2 this limitation relates to the input of data. For the reasons discussed below, Rambus has failed to
3 carry its burden of production on infringement with respect to this limitation. The court therefore
4 denies Rambus's motion for summary judgment with respect to claim 14 of U.S. Patent No.
5 6,182,184, claim 27 of U.S. Patent No. 6,314,051, and claim 16 of U.S. Patent No. 6,452,863.

6 **1. The Asserted Claims Covering Data Input**

7 Claim 14 of the '184 patent covers a method of operating a DRAM in which the DRAM
8 receives a write request and samples "a first portion of the first amount of data synchronously with
9 respect to a first transition of an external clock signal." U.S. Patent No. 6,182,184, col. 25, l. 57 –
10 col. 26, l. 6. Claim 27 of the '051 patent claims a DRAM featuring "data input receiver circuitry to
11 sample the first portion of data synchronously with respect to the external clock signal." U.S. Patent
12 No. 6,314,051, col. 26, ll. 30-42. Finally, claim 16 of the '863 patent recites a method of operating a
13 memory device in which the input of data to the DRAM "includes receiving the first amount of data
14 synchronously with respect to the external clock signal." U.S. Patent No. 6,452,863, col. 25, ll. 43-
15 64. The court adopted Rambus's proposed construction that "synchronously with respect to" means
16 "having a known timing relationship with respect to." *Rambus*, 569 F. Supp. 2d at 986-87. Thus, to
17 establish infringement of these three claims, Rambus must produce evidence that the accused
18 DRAMs' sample incoming data with a "known timing relationship" to the transitions of the external
19 clock signal.

20 **2. Rambus's Proffer of Evidence Regarding Data Input Timing**

21 For reasons identical to those discussed above, Rambus's proffer of Mr. Murphy's testimony
22 is deficient. Mr. Murphy's opinion that the various Manufacturers infringe these data input claims
23 are all based on his testimony in paragraphs 86-89 of his declaration. *See* Reply at 7; Murphy Decl.
24 ¶¶ 113, 118, 123, 128, 181, 186, 191, 196; *but see* Murphy Decl. ¶¶ 510, 515.

25 Mr. Murphy's reliance on merely looking at the timing diagrams to support the existence of a
26 "known timing relationship" is further belied in the case of write operations sending data to the
27 DRAM, as opposed to reading it out of the DRAM. Unlike read operations (which are "edge

aligned" with DQ strobe), write operations are "center aligned" as shown in the following figure from a Hynix data sheet:




Figure 26. Burst write operation: RL = 3(AL=0, CL=3), WL = 2, BL = 4

Hynix DDR2 Operation at 27 (cited in Murphy Decl. ¶ 86). The only obvious inference that can be drawn from the diagram alone is that signals on the data pins (DQs) align their midpoint with the transitions of the DQ strobes. What "known timing relationship" the data input signals have to the clock signal is not clear.

3. Conclusion

As discussed above, Mr. Murphy's declaration is simply too conclusory to establish facts supporting an unequivocal, *prima facie* case that the Manufacturers' devices embody the various limitations requiring inputting data "synchronously with respect to" ("having a known timing relationship with respect to") the external clock signal. It may be that Rambus will be able to make this showing at trial, but it has not done so sufficiently on summary judgment. Accordingly, the court denies Rambus's motion for summary judgment on these three claims.

C. Claims With "Synchronous" Limitations

1. The Asserted Claims

The preamble of the majority of Rambus's asserted claims indicate that claims are directed to a "synchronous integrated circuit device," "synchronous memory device," or "synchronous dynamic

1 random access memory." U.S. Patent Nos. 6,314,051 (claim 43); 6,324,120 (claim 33); 6,426,916
2 (claim 28); 6,452,863 (claim 16); 6,546,446 (claim 3); 6,584,037 (claim 34); and 6,751,696 (claim
3 4). The court adopted Rambus's construction of the "synchronous" adjective as requiring that the
4 device "receive[] an external clock signal which governs the timing of the response to a transaction
5 request." *Rambus*, 569 F. Supp. 2d at 987. A "transaction request" is "a series of bits used to
6 request performance of a transaction with a memory device." *Id.* at 984-85. To establish
7 infringement of these claims, Rambus must put facts into evidence showing that the Manufacturers'
8 accused devices receive an external clock signal that governs the timing of their response to a
9 transaction request.

10 2. Rambus's Proffer

11 Mr. Murphy describes why he believes that the Manufacturers' products are "synchronous"
12 devices early in his declaration. *See* Murphy Decl. ¶¶ 45-48. Mr. Murphy correctly points out that
13 all of the Manufacturers' data sheets refer to their corresponding products as "synchronous"
14 DRAMs. *See id.* Mr. Murphy loses sight, however, of the claim construction that Rambus proposed
15 (and he endorsed). As used in the claims, a "synchronous" memory device must receive an external
16 clock signal *governing* the timing of its response to a transaction request. Mr. Murphy's declaration
17 does not lay out facts establishing that the accused devices' responses to transaction requests are
18 "governed" by the external clock signal. *See id.* Indeed, as discussed above, it appears that the
19 DRAMs input and output data in response to the devices' DQ strobe signals, not an external clock
20 signal, and Rambus has failed to produce sufficient evidence of the relationship between the DQ
21 strobes and the clock signal to warrant summary judgment. Rambus has similarly failed to present
22 facts establishing that the external clock signal "governs" the DRAMs' responses to transaction
23 requests. Accordingly, Rambus's motion for summary judgment of infringement with respect to
24 these claims is denied.

25 IV. REJECTED ARGUMENTS

26 The Manufacturers' opposition raises eleven non-infringement arguments, of which the court
27 has discussed nine. The final two arguments amount to issues of claim construction given that there

1 is no debate as to how the Manufacturers' DRAMs function.

2 **A. "Block Size Information"**

3 A variety of Rambus's claims, for example, claim 14 of U.S. Patent No. 6,182,184, include a
4 limitation requiring the device to receive a "first block size information from a master, wherein the
5 first block size information defines a first amount of data to be sampled by the memory device in
6 response to a write request." The court has construed "block size information" to mean
7 "[i]nformation that specifies the total amount of data that is to be transferred on the bus in response
8 to a transaction request." *Rambus*, 569 F. Supp. 2d at 976 & App'x 2. This secondary claim
9 construction dispute turns on the meaning of "specifies the total amount of data."

10 There is no dispute about how the accused DRAMs function. The court uses Hynix's DDR2
11 SDRAM to illustrate. Hynix's DDR2 SDRAM can operate with burst lengths of 4 or 8. Hynix
12 DDR2 at 4; Hynix DDR2 Operation at 6. The burst length determines the duration of the write
13 operation, i.e., a burst length of 8 corresponds to a burst lasting eight half clock cycles and
14 permitting eight bits of data to be transferred. *See* Hynix DDR2 Operation at 4, 24. This implies
15 that the DRAM will send or receive 8 bits of information on each data line. Murphy Decl. ¶ 66;
16 McAlexander Decl. ¶ 73. Like the CAS and additive latency values, the burst length parameter
17 resides in the programmable mode register, where it is programmed when the device is turned on.
18 Hynix DDR2 Operation at 5-6.

19 But things can happen that prevent the DRAM from receiving the maximum amount of data
20 in response to a write request. For example, the memory controller can interrupt a write command,
21 truncating the amount of data received by the DRAM. McAlexander Decl. ¶ 75. This is shown in
22 the figure below:

23


24

25

26

27

28



1
2
3
4
5
6
7
8 Hynix DDR2 Operation at 30. In the figure, the initial write command is represented by the
9 hexagon labeled "Write A." The DRAM in this example has been programmed with a write latency
10 of 2, meaning the that the write operation begins two clock cycles after the DRAM receives the
11 write command, thus the DRAM begins receiving the bits corresponding to the Write A command
12 (labeled A0, A1 . . . A3) two clock cycles later. Exactly two clock cycles following the Write A
13 command, the Hynix DDR2 may also receive a second write command from the memory controller,
14 "Write B." *Id.*¹⁴ Two clock cycles following the receipt of Write B, the DRAM begins receiving the
15 data labeled B0, B1 . . . B7, truncating the Write A transaction. Thus, despite having been
16 programmed with a burst length of 8, the DRAM only received 4 bits of data per pin in response to
17 the Write A command.

18 The Manufacturers first argue that because the memory controller can interrupt a write
19 command, the burst length cannot "specify" the total amount of data to be transferred. That the
20 memory controller possesses the ability to interrupt only a subset of write operations reveals that this
21 non-infringement argument has no merit. There is no dispute that when the DDR2 devices are
22 programmed by the memory controller with a burst length of four, the write operation cannot be
23 interrupted and will always be 4 bits long. Moreover, when the DDR2 device is programmed with a
24 burst length of eight and *not* interrupted, there is no dispute that the write operation will always be 8

25
26 ¹⁴ In the Hynix DDR2, an interrupting write command may only be sent two clock cycles
27 after an initial write command. Write interrupts are not permitted at any other time. Hynix DDR2
28 Operation at 29. Also, write operation interrupts are only possible when the DRAM uses an 8-bit burst
length. *Id.*

1 bits long. Although there are instances in the operation of a DDR2 SDRAM when the memory
2 controller interrupts the write operation and the device arguably no longer practices the claimed
3 method of operating a memory device, the fact that a device possesses a non-infringing mode of
4 operation does not mean that the device never performs an infringing method. *Hilgraeve*, 265 F.3d
5 at 1343 ("[T]he sale of a device may induce infringement of a method claim, even if the accused
6 device is capable of non-infringing modes of operation in unusual circumstances"). On the contrary,
7 the undisputed evidence is that outside of the narrow circumstances of an interrupted write
8 command, the memory device receives burst length information that indicates the amount of data to
9 be sampled in response to a write request.

10 The Manufacturers also argue that the burst length parameter does not specify the "total"
11 amount of data to be transferred on the bus in response to a write request. The burst length value
12 received by the DRAM dictates the amount of data to be transferred on a single data line, not the
13 entire data bus. McAlexander Decl. ¶¶ 73-74, 80. Mr. McAlexander therefore opines that the burst
14 length value cannot specify the "total" amount of data. *Id.* ¶ 80. Mr. Murphy agrees that the burst
15 length value does not *equal* the total amount of data, but opines that it does "specify" the total
16 amount of data because the total amount of data to be transferred in response to a write command
17 (outside of contexts where the write command is interrupted) is equal to the burst length multiplied
18 by the number of data pins.

19 This is not a factual dispute about the operation of the accused devices, but rather an
20 argument about the proper interpretation of the court's claim construction. The question is whether
21 information that "specifies" a value must *equal* that value, or simply be able to produce that value by
22 a function. The court previously considered this argument in the prior *Hynix* case and held that the
23 burst length "specifies" the total amount of information to be transferred because it "represents
24 (specifies) the total amount of data to be transferred." *Block Size Order* at 3-4. The court confirms
25 this holding. Although the burst length value transmitted by the memory controller to a DRAM
26 when the DRAM is initialized does not *equal* the total amount of information to be transferred in
27 response to transaction requests, it does *specify* the total amount of information to be transferred

1 because the total amount of information is a scalar function of the burst length value.

2 Accordingly, the court concludes that Rambus has met its burden of producing evidence
3 showing that the devices accused of infringing claims with block size limitations embody those
4 limitations.¹⁵

5 **B. Sampling an Operation Code In Response To a Rising/Falling Edge**

6 One asserted claim (claim 4 of the '696 patent) recites a synchronous memory device that
7 includes "input receiver circuitry to sample a first operation code in response to a rising edge
8 transition of the external clock signal." Rambus met its burden of production with respect to a
9 similar limitation by showing how the accused DRAMs receive a request for a write operation in a
10 known timing relationship to the external clock signal. *See supra*, III-A-2-c (citing, among other
11 things, Murphy Decl. ¶ 76).

12 Here, the Manufacturers argue that the DRAMs do nothing in response to the rising edge
13 transition of the external clock signal, but rather respond only to the crossing points of a differential
14 clock signal. But the differential clock signal is composed of two clock signals, CK and CK\, and its
15 crossing points are the result of the falling and rising edges of CK and CK\. Thus, the accused
16 DRAMs do sample an operation code "in response to a rising edge transition of the external clock
17 signal." That rising edge transition, in combination with the falling edge transition of CK\, create
18 the crossing point of the differential clock that causes the DRAM to sample the operation code.

19 **V. ORDER**

20 For the foregoing reasons, the court rules as follows:


- 21 1. The court grants partial summary judgment with respect to claim 16 of the '285
22 patent. Rambus has established that any use of the devices accused of infringing this
23 claim (except for Nanya's DDR3 SDRAM) directly infringes claim 16.
24 2. The court denies summary judgment as to claim 4 of the '696 Patent and claim 3 of

25
26 ¹⁵ In passing, the Manufacturers argue that there is a triable issue of fact because Mr.
27 McAlexander disagrees with Mr. Murphy that the burst length value reads on the "block size" limitation
28 of the claim. As discussed in section II, this "unsupported conclusion" alone does not carry the
Manufacturer's burden of setting forth evidence of a factual dispute.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

- the '446 Patent.
3. The court denies summary judgment as to claim 36 of the '8,020 Patent.
4. The court denies summary judgment as to claim 14 of the '184 Patent, claim 27 of the '051 Patent, and claim 16 of the '863 Patent.
5. The court denies summary judgment as to the remaining "synchronous" claims: claim 43 of the '051 Patent; claim 33 of '120 Patent; claim 28 of '916 Patent; and claim 34 of '037 Patent.
6. The court grants partial summary judgment over the Manufacturers' arguments related to claim construction disputes as described in the order. The disputes resolved are the arguments numbered 1, 2, 3, 4, and 8 in the Manufacturers' opposition brief.

DATED: 11/24/2008



RONALD M. WHYTE
United States District Judge

1 Notice of this document has been electronically sent to counsel in:
 2 C-05-00334, C-05-02298, C-06-00244.

Counsel	Email	Appearances:		
		05-00334	05-02298	06-00244
Elpida:				
Eric R. Lamison	elamison@kirkland.com	x		
Hynix:				
Theodore G. Brown , III	tgbrown@townsend.com	x	x	x
Karin Morgan Cogbill	kfrenza@thelen.com , pawilson@thelen.com	x		x
Daniel J. Furniss	djfurniss@townsend.com	x		
Joseph A. Greco	jagreco@townsend.com	x		
Julie Jinsook Han	JJHan@townsend.com	x	x	x
Tomomi Katherine Harkey	tharkey@omm.com	x		
Jordan Trent Jones	jtjones@townsend.com	x		
Patrick Lynch	plynch@omm.com	x		
Kenneth Lee Nissly	kennissly@omm.com	x		x
Kenneth Ryan O'Rourke	korourke@omm.com	x		
Belinda Martinez Vega	bvega@omm.com	x	x	x
Geoffrey Hurndall Yost	gyost@thelenreid.com	x	x	x
Susan Gregory van Keulen	svankeulen@omm.com	x		x
Interdigital:				
Nathan Loy Walker	nathan.walker@wilmerhale.com	x		
Micron:				
Robert Jason Becher	robertbecher@quinnemanuel.com	x		x
John D Beynon	john.beynon@weil.com	x	x	x
Jared Bobrow	jared.bobrow@weil.com	x	x	x
Yonaton M Rosenzweig	yonirosenzweig@quinnemanuel.com	x		x
Harold Avrum Barza	halbarza@quinnemanuel.com			x
Linda Jane Brewer	lindabrewer@quinnemanuel.com			x
Aaron Bennett Craig	aaroncraig@quinnemanuel.com			x
Leeron Kalay	kalay@fr.com			x
David J. Lender	david.lender@weil.com			x
Rachael Lynn Ballard McCracken	rachaelmccracken@quinnemanuel.com			x
Sven Raz	sven.raz@weil.com			x
David J. Ruderman	davidruderman@quinnemanuel.com			x
Elizabeth Stotland Weiswasser	elizabeth.weiswasser@weil.com			x
Nanya:				
Jason Sheffield Angell	jangell@orrick.com	x	x	x
Kristin Sarah Cornuelle	kcornuelle@orrick.com	x	x	x
Chester Wren-Ming Day	cday@orrick.com	x		
Jan Ellen Ellard	jellard@orrick.com	x		x
Vickie L. Feeman	vfeeman@orrick.com	x	x	x
Robert E. Freitas	rfreitas@orrick.com	x		
Craig R. Kaufman	hlee@orrick.com	x		
Hao Li	hli@orrick.com	x		

United States District Court

For the Northern District of California

1	Cathy Yunshan Lui	<u>clui@orrick.com</u>	x		
	Theresa E. Norton	<u>tnorton@orrick.com</u>	x		
2	Mark Shean	<u>mshean@orrick.com</u>	x		
	Kaiwen Tseng	<u>ktseng@orrick.com</u>	x		
3					
	Rambus:				
4	Kathryn Kalb Anderson	<u>Kate.Anderson@mto.com</u>	x		x
	Peter A. Detre	<u>detrepa@mto.com</u>	x	x	x
5	Erin C. Dougherty	<u>erin.dougherty@mto.com</u>	x	x	x
	Sean Eskovitz	<u>sean.eskovitz@mto.com</u>	x	x	x
6	Burton Alexander Gross	<u>Burton.Gross@mto.com</u>	x	x	x
	Keith Rhoderic Dhu Hamilton, II	<u>keith.hamilton@mto.com</u>	x	x	x
7	Pierre J. Hubert	<u>phubert@mckoolsmith.com</u>	x	x	x
	Andrea Jill Weiss Jeffries	<u>Andrea.Jeffries@mto.com</u>	x	x	x
8	Miriam Kim	<u>Miriam.Kim@mto.com</u>	x	x	x
	Carolyn Hoecker Luedtke	<u>carolyn.luedtke@mto.com</u>	x	x	x
9	Steven McCall Perry	<u>steven.perry@mto.com</u>	x	x	x
10	Jennifer Lynn Polse	<u>jen.polse@mto.com</u>	x	x	x
	Matthew Thomas Powers	<u>mpowers@sidley.com</u>	x		
11	Rollin Andrew Ransom	<u>rransom@sidley.com</u>	x	x	x
	Rosemarie Theresa Ring	<u>rose.ring@mto.com</u>	x	x	x
12	Gregory P. Stone	<u>gregory.stone@mto.com</u>	x	x	x
	Craig N. Tolliver	<u>ctolliver@mckoolsmith.com</u>	x	x	x
13	Donald Ward	<u>Bill.Ward@mto.com</u>	x	x	x
	David C. Yang	<u>david.yang@mto.com</u>	x	x	x
14	Douglas A. Cawley	<u>dcawley@mckoolsmith.com</u>			x
	Scott L Cole	<u>scole@mckoolsmith.com</u>			x
15					
	Samsung:				
16	Steven S. Cherenksy	<u>steven.cherenksy@weil.com</u>	x	x	
	Claire Elise Goldstein	<u>claire.goldstein@weil.com</u>	x	x	
17	Dana Prescott Kenned Powers	<u>dana.powers@weil.com</u>	x	x	x
	Matthew Douglas Powers	<u>matthew.powers@weil.com,</u> <u>matthew.antonelli@weil.com</u>	x	x	
18	Edward Robert Reines	<u>Edward.Reines@weil.com</u>	x	x	
19					
	Texas Instruments:				
20	Kelli A. Crouch	<u>kcrouch@jonesday.com</u>	x	x	x
21					

22 Counsel are responsible for distributing copies of this document to co-counsel that have not
23 registered for e-filing under the court's CM/ECF program in each action.

24 **Dated:** 11/24/2008 TSF
Chambers of Judge Whyte