

# Exhibit M

Exhibit to the Declaration of Aaron R. Fahrenkrog in Support of Plaintiffs' Opening Claim  
Construction Brief



692306 PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Stephen C. Purcell
Assignee: Chromatic Research, Inc.
Title: "STRUCTURE AND METHOD OF USING AN ARITHMETIC AND LOGIC UNIT FOR A CARRY PROPAGATION STAGE OF A MULTIPLIER"
Serial No.: 08/281,377 Filed: July 27, 1994
Examiner: E. Moise Group Art Unit: 2306
Attorney Docket No.: M-2883 US

Handwritten notes: #8/13, Tuckman, 7/18/96, Feokan, PL 78.0

San Jose, California
June 28, 1996

COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D. C. 20231

RECEIVED
JUL 17 1996
GROUP 2300

AMENDMENT

Sir:
In response to the Office Action mailed March 29, 1996, Applicant respectfully submits the following amendments and remarks.

IN THE SPECIFICATION

Page 6, line 3, change "Figs. 2 and 3" to --Fig. 2--.

IN THE CLAIMS

Please amend Claims 1-2, 5-6, and 8-10 as follows.

1
2
3
4
5
6
7
8
9
10
11

Handwritten mark: B1

1. (Twice Amended) A multiplier for use in a data processing system having an arithmetic and logic unit (ALU), said multiplier comprising:
a first input terminal for receiving a first data value;
a second input terminal for receiving a second data value;
a carry save stage coupled to said first and second terminals, wherein said carry save stage generates a carry signal and a sum signal in response to said first and second data values;

LAW OFFICES OF
SCHARVEN, MORRILL,
McPHERSON, FRANKLIN
& FRIEL
25 METRO DRIVE
SUITE 700
SAN JOSE, CA 95110
(408) 453-9200
FAX (408) 453-7979

12 a first bus coupling said carry save stage to said  
 13 ALU, wherein said first bus provides said carry signal to  
 14 said ALU; [and]

15 a second bus coupling said carry save stage to said  
 16 ALU, wherein said second bus provides said sum signal to  
 17 said ALU [, whereby said ALU is capable of adding said  
 18 carry and sum signals to create a third data value equal  
 19 to the product of said first and second data values.] ;

20 a first multiplexer coupled between said first bus  
 21 and said ALU; and

22 a second multiplexer coupled between said second bus  
 23 and said ALU, whereby said ALU is capable of adding said  
 24 carry and sum signals to create a third data value equal  
 25 to the product of said first and second data values.

B  
1

1 2. (Twice Amended) The multiplier of Claim 1,  
 2 further comprising:

3 [a first multiplexer coupled between said first bus  
 4 and said ALU;

5 a second multiplexer coupled between said second bus  
 6 and said ALU;]

7 a third bus coupled between said first terminal and  
 8 said first multiplexer; and

9 a fourth bus coupled between said second terminal and  
 10 said second multiplexer.

1 5. (Twice Amended) The multiplier of Claim 1,  
 2 further comprising:

3 a third terminal for receiving a third data value;

4 a fourth terminal for receiving a fourth data value;

5 [a first multiplexer coupled between said first bus  
 6 and said ALU;

7 a second multiplexer coupled between said second bus  
 8 and said ALU;]

LAW OFFICES OF  
 SIKERVEN, MORRILL,  
 MCDUFFERSON, FRANKLIN  
 & FRIEL

15 METRO DRIVE  
 SUITE 700  
 SAN JOSE, CA 95110  
 (408) 453-9200  
 FAX (408) 453-9979

9  
10  
11  
12

a third bus coupled between said third terminal and said first multiplexer; and  
a fourth bus coupled between said fourth terminal and said second multiplexer.

1  
2  
3  
4  
5  
6  
7  
8

B  
2

6. (Amended) The multiplier of Claim 5, further comprising:

a first register coupled between said first multiplexer and said ALU, wherein said carry signal is stored in said first register; and  
a second register coupled between said second multiplexer and said ALU, wherein said sum signal is stored in said second register.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18

B  
3

8. (Amended) A multiplier for use in a system having an arithmetic and logic unit (ALU), said multiplier comprising:

a first input terminal for receiving a first data value;  
a second input terminal for receiving a second data value;  
a carry save stage coupled to said first and second terminals, wherein said carry save stage generates a carry signal and a sum signal in response to said first and second data values; [and]

means for coupling said carry save stage and said first and second input terminals to said ALU, wherein said carry and sum signals and said first and second data values are transmitted to [first and second input terminals of] said ALU, whereby said ALU is capable of adding said carry and sum signals to provide a third data value equal to the product of said first and second data values; and

LAW OFFICES OF  
SKJERVEN, MORRILL,  
McPHERSON, FRANKLIN  
& FRIEL

25 METRO DRIVE  
SUITE 700  
SAN JOSE, CA 95110  
(408) 453-9200  
FAX (408) 453-9979

14

19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29

means for controlling said means for coupling, said  
means for controlling having a first and a second state,  
wherein in said first state said means for controlling  
causes said means for coupling to route said carry and sum  
signals to said ALU and to prevent said means for coupling  
from routing said first and second data values to said  
ALU, and wherein in said second state said means for  
controlling causes said means for coupling to route said  
first and second data values to said ALU and to prevent  
said means for coupling from routing said carry and sum  
signals to said ALU.

B  
3

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13

9. (Amended) A method of multiplying a first data value and a second data value in a system having an arithmetic and logic unit (ALU), said method comprising the steps of:

transmitting said first and second data values to a carry save stage[:]

generating a carry signal and a sum signal within said carry save stage in response to said first and second data values;

transmitting said carry and sum signals to said ALU; and

adding said carry and sum signals within said ALU to create a third data value equal to the product of said first and second data values.

1  
2  
3  
4  
5  
6  
7  
8

<sup>9</sup>  
~~10.~~ (Amended) A method of multiplying a first data value and a second data value in a system having an arithmetic and logic unit (ALU), said method comprising the steps of:

transmitting said first and second data values to a carry save stage;

generating a carry signal and a sum signal within said carry save stage in response to said first and second data values;

LAW OFFICES OF  
SKIRVEN, MORRILL,  
McPHERSON, FRANKLIN  
& FRIEL

25 METRO DRIVE  
SUITE 700  
SAN JOSE, CA 95110  
(408) 453-9200  
FAX (408) 453-7979

9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28

B  
3

transmitting said carry signal to a first multiplexer;  
transmitting said sum signal to a second multiplexer;  
transmitting said first data value to said first multiplexer;  
transmitting said second data value to said second multiplexer;  
transmitting a multiplexer control signal to said first and second multiplexers;  
routing said carry signal through said first multiplexer to said ALU in response to said multiplexer control signal when said multiplexer control signal is in a first state;  
routing said sum signal through said second multiplexer to said ALU in response to said multiplexer control signal when said multiplexer control signal is said first state; and  
adding said carry and sum signals within said ALU to create a third data value equal to the product of said first and second data values.

1  
1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12

3  
4

(Add new Claim 12 as follows.)

-- 12. (New) A system comprising:  
a carry save stage coupled to receive a first data value and a second data value, wherein the carry save stage generates a carry signal and a sum signal in response to the first and second data values;  
a first selector circuit coupled to receive the carry signal and the first data value;  
a second selector circuit coupled to receive the sum signal and the second data value;  
a control signal source coupled to the first and second selector circuits, wherein the control signal source causes the first and second selector circuits to

LAW OFFICES OF  
SKIERVER, MORRILL,  
McPHERSON, FRANKLIN  
& FRIEL  
25 METRO DRIVE  
SUITE 700  
SAN JOSE, CA 95110  
(408) 453-9200  
FAX (408) 453-7979

13 operate in a first mode and a second mode, wherein in the  
 14 first mode, the first selector circuit passes the carry  
 15 signal and the second selector circuit passes the sum  
 16 signal, and wherein in the second mode, the first selector  
 17 circuit passes the first data value and the second  
 18 selector circuit passes the second data value; and  
 19 an arithmetic and logic unit (ALU) coupled to the  
 20 first and second selector circuits, wherein the ALU  
 21 receives the signals passed by the first and second  
 22 selector circuits, and wherein in the first mode, the ALU  
 23 adds the carry and sum signals to create a third data  
 24 value equal to the product of the first and second data  
 25 values.--

#### REMARKS

The specification has been amended to add clarity. Thus, "Figs. 2 and 3" has been replaced with "Fig. 2" to clarify the subsequent references in that paragraph to multiplier circuit 200. (See, Specification at page 6, line 3). No new matter is added.

Claims 1-12 are pending in the present application. Claims 1-11 have been rejected under 35 U.S.C. §103 as being unpatentable over admitted prior art by applicant in view of Vassiliadis et al. This rejection is respectfully traversed in view of the foregoing amendments to the claims and the following remarks.

Claim 1 recites "a first bus" which "provides said carry signal to said ALU; a second bus" which "provides said sum signal to said ALU; a first multiplexer coupled between said first bus and said ALU; and a second multiplexer coupled between said second bus and said ALU." (Emphasis added.) This advantageously allows the arithmetic and logic unit (ALU) to add "said carry and sum signals to create a third data value equal to the product of said first and second data values."

LAW OFFICES OF  
 SKERVEN, MORRILL,  
 McPHERSON, FRANKLIN  
 & FRIEL

25 METRO DRIVE  
 SUITE 700  
 SAN JOSE, CA 95110  
 (408) 453-9200  
 FAX (408) 453-7979

The admitted prior art does not teach or suggest "a first multiplexer" and "a second multiplexer" as recited in Claim 1. The admitted prior art has no need for such "a first multiplexer" and "a second multiplexer" because the carry and sum signals are added by a carry propagate adder 118 within multiplier 100.

Vassiliadis et al. do not remedy the shortcomings of the admitted prior art. Rather, Vassiliadis et al. teach that a carry save adder (CSA) be directly wired to a carry-look-ahead adder (CLA). More specifically, Vassiliadis et al. recite:

The functional blocks supplying the inputs to the CLA; therefore, have been reduced to two, the CSA and the logical function blocks. The sum,  $\sigma$ , can be directly wired to one of the inputs to the CLA as it always supplies an appropriate input. (Emphasis added.) (Vassiliadis et al., Col. 15, lines 60 - 65.)

As a result, Vassiliadis et al. teach a CSA in which the sum is directly wired to the first input of a CLA. (See, Fig. 7 of Vassiliadis et al.) Vassiliadis et al., therefore, fail to teach or suggest "a first multiplexer" and "a second multiplexer" as recited in Claim 1.

Moreover, Vassiliadis et al. teach an ALU which only performs a specified set of addition, subtraction and logic operations. (See, Vassiliadis et al., Col. 10, lines 51-61). Vassiliadis et al. therefore fails to teach or suggest "[a] multiplier" which provides "a third data value equal to the product of said first and second data values" as recited in Claim 1. (Emphasis added.)

In addition, because Vassiliadis et al. is not directed toward a multiplier, no motivation exists to combine Vassiliadis et al. with the admitted prior art. For these reasons, Claim 1 is allowable over the admitted prior art in view of Vassiliadis et al. Claims 2-7, which depend from Claim 1, are allowable for at least the same reasons as Claim 1.

In addition, Claim 4 recites "multiplier select means coupled to said first and second multiplexers ... wherein said multiplier select means [in said second state] causes said

LAW OFFICES OF  
SKIERNYEN, MORRILL,  
McPHERSON, FRANKLIN  
& FRIEL

25 METRO DRIVE  
SUITE 300  
SAN JOSE, CA 95110  
(408) 453-9200  
FAX (408) 453-7979



first multiplexer to route said first data value to said ALU and causes said second multiplexer to route said second data value to said ALU." (Emphasis added.) This advantageously allows the ALU to either add "said carry and sum signals to create a third data value equal to the product of said first and second data values" as recited in Claim 1 or to receive "said first data value" and "said second data value."

The admitted prior art fails to teach or suggest "multiplexer select means" as recited in Claim 4. The admitted prior art has no need for such "multiplexer select means" because multiplier 100 utilizes a carry propagate adder 118 to add the carry and sum signals. That is, multiplier 100 performs complete multiplication operations.

Vassiliadis et al. do not remedy the shortcomings of the admitted prior art. Vassiliadis et al. fail to teach "multiplexer select means coupled to" a "first multiplexer" and a "second multiplexer." As a result, Vassiliadis et al. do not teach or suggest such "multiplexer select means" but rather teach that "[t]he sum ... be directly wired to one of the inputs to the CLA." (Emphasis added.) (Vassiliadis et al., Col. 15, lines 62-63). Thus, Vassiliadis et al. fail to teach or suggest an ALU which is both "capable of adding said carry and sum signals to create a third data value equal to the product of said first and second data values" as recited in Claim 1 and which also comprises "multiplexer select means" which "causes said first multiplexer to route said first data value to said ALU and causes said second multiplexer to route said second data value to said ALU when said multiplexer select means is in said second state" as recited in Claim 4.

For these additional reasons, Claim 4 is allowable over the admitted prior art in view of Vassiliadis et al. Claim 7 which recites "multiplexer select means" is allowable over the admitted prior art in view of Vassiliadis et al. for reasons

LAW OFFICES OF  
SIGLERVEN, MORRILL,  
MATHERSON, FRANKLIN  
& FRIEL

25 METRO DRIVE  
SUITE 700  
SAN JOSE, CA 95110  
(408) 453-9200  
FAX (408) 453-9999

similar to those previously described in connection with Claim 4.

Claim 8 is allowable for reasons similar to those previously presented in connection with Claims 1 and 4.

Claim 9 recites "[a] method of multiplying" which includes the step of "adding said carry and sum signals within said ALU to create a third data value equal to the product of said first and second data values". The admitted prior art, which adds carry and sum signals within carry propagate adder 118, does not teach the step of "adding ... within said ALU" as recited in Claim 9. (Emphasis added.) Vassiliadis et al., which is directed toward a specific set of addition, subtraction and logic operations, does not teach or suggest multiplication. Because Vassiliadis et al. is not directed toward a multiplier, no motivation exists to combine Vassiliadis et al. with the admitted prior art. Claim 9 therefore is allowable over the admitted prior art in view of Vassiliadis et al.

Claim 10 is allowable for reasons similar to those set forth above in connection with Claim 1. More specifically, the admitted prior art fails to teach or suggest the steps of "routing said carry signal through said first multiplexer to said ALU in response to said multiplexer control signal" and "routing said sum signal through said second multiplexer to said ALU in response to said multiplexer control signal" as recited in Claim 10. (Emphasis added.) This is because the multiplier 100 of the admitted prior art performs complete multiplication operations.

Vassiliadis et al. do not remedy the shortcomings of the admitted prior art. On the contrary, as discussed previously, Vassiliadis et al. teach that "[t]he sum ... be directly wired to one of the inputs to the CLA." (Emphasis added.) (Vassiliadis et al., Col. 15, lines 62-63).

For these reasons, Claim 10 is allowable over the admitted prior art and Vassiliadis et al. Claim 11, which depends from

Claim 10, is allowable for at least the same reasons as Claim 10 and also for reasons similar to those set forth above in connection with Claim 4.

Applicant has added Claim 12. Claim 12 is allowable over the admitted prior art and Vassiliadis et al. for at least the following reasons. Claim 12 recites "a first mode and a second mode." (Emphasis added.) In "the first mode, the ALU adds the carry and sum signals to create a third data value equal to the product of the first and second data values." In "the second mode, the first selector circuit passes the first data value and the second selector circuit passes the second data value." This advantageously allows the ALU to either "create a third data value equal to the product of the first and second data values" or to receive "the first and second data values."

The admitted prior art fails to teach or suggest such "a first and a second mode." (Emphasis added.) The admitted prior art has no need for a first and a second mode because multiplier 100 utilizes a carry propagate adder 118 to add the carry and sum signals. Thus, multiplier 100 performs complete multiplication operations.

Vassiliadis et al. do not remedy the shortcomings of the admitted prior art. Vassiliadis et al. fail to teach or suggest a "first mode" in which an ALU "adds the carry and sum signals to create a third data value equal to the product of the first and second data values" and a "second mode" in which an ALU "receives the signals [, the first and second data values,] passed by the first and second selector circuits" as recited in Claim 12. (See, Figs. 6, 7, 8, and 9 of Vassiliadis et al.)

For these reasons, Claim 12 is allowable over the admitted prior art and Vassiliadis et al. Claim 12 is also allowable for reasons similar to those set forth above in connection with Claims 1 and 4.

LAW OFFICES OF  
SKERVEN, MORRILL,  
MacPHERSON, FRANKLIN  
& FRIEL

25 METRO DRIVE  
SUITE 700  
SAN JOSE, CA 95110  
(408) 453-9200  
FAX (408) 453-7979

Claims 1-11 were pending in the present application and stand rejected. Claims 1-2, 5-6, and 8-10 have been amended; and Claim 12 has been added. For the reasons presented above, Applicant respectfully requests reconsideration and allowance of pending Claims 1-12. If there are any questions, please telephone the undersigned at (408) 453-9200 ext. 1204 to expedite prosecution of this case.


Respectfully submitted,



E. Eric Hoffman  
Attorney for Applicant  
Reg. No. 38,186

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner of Patents and Trademarks, Washington, D.C., 20231, on June 28, 1996.

June 28, 1996  
Date of Signature



Attorney for Applicant

LAW OFFICES OF  
SKJERVEN, MORRILL,  
MacPHERSON, FRANKLIN  
& FRIEL

25 METRO DRIVE  
SUITE 700  
SAN JOSE, CA 95110  
(408) 453-9200  
FAX (408) 453-7979