

1 ROBERT T. HASLAM (Bar No. 71134)
 RHaslam@cov.com
 2 MICHAEL K. PLIMACK (Bar No. 133869)
 MPLimack@cov.com
 3 CHRISTINE SAUNDERS HASKETT (Bar No. 188053)
 CHaskett@cov.com
 4 COVINGTON & BURLING LLP
 5 1 Front Street, 35th Floor
 San Francisco, California 94111
 6 Telephone: (415) 591-6000
 7 Facsimile: (415) 591-6091

8 ALAN H. BLANKENHEIMER (Bar No. 218713)
 ABlankenheimer@cov.com
 9 LAURA E. MUSCHAMP (Bar No. 228717)
 LMuschamp@cov.com
 10 JO DALE CAROTHERS (Bar No. 228703)
 JCarothers@cov.com
 11 COVINGTON & BURLING LLP
 12 9191 Towne Centre Drive, 6th Floor
 San Diego, California 92122
 13 Telephone: (858) 678-1800
 14 Facsimile: (850) 678-1600

15 Attorneys for Defendants and Counterclaimants
 SAMSUNG ELECTRONICS CO., LTD., et al.

17 UNITED STATES DISTRICT COURT
 18 NORTHERN DISTRICT OF CALIFORNIA

19
 20 ADVANCED MICRO DEVICES, INC., et al.,
 21 Plaintiffs and Counterdefendants,
 22 v.
 23 SAMSUNG ELECTRONICS CO., LTD., et al.,
 24 Defendants and Counterclaimants.
 25
 26
 27
 28

Case No. 3:08-CV-0986-SI
DECLARATION OF RICHARD PASHLEY IN SUPPORT OF SAMSUNG'S RESPONSIVE CLAIM CONSTRUCTION BRIEF

1 I, Richard Pashley, declare as follows:

2 1. I have been retained as an expert in this case by the Defendant-Counterclaimant
3 Samsung entities ("Samsung"). No part of my compensation is dependent upon the particular
4 outcome of this case or any issue in it.

5 2. I submit this Declaration in support of Samsung's responsive claim construction
6 brief.

7 3. I am over eighteen years of age and I am competent to testify as to the matters set
8 forth herein if I am called upon to do so. If called as a witness, I could and would competently
9 testify about the facts and opinions set forth herein.

10 4. I have been retained to investigate certain issues related to U.S. Patent No. 5,559,990
11 (the '990 patent) asserted by Plaintiff AMD against Samsung. Based on my analysis and
12 investigation, I have reached certain conclusions and developed certain opinions that I discuss in
13 this declaration. These statements are made of my own personal knowledge and in accordance with
14 28 U.S.C § 1746.

15 5. The opinions expressed in this declaration are based on the information currently
16 available to me. I reserve the right to continue my investigation and study, which may include a
17 review of documents and information that may be produced, as well as deposition testimony from
18 depositions for which transcripts are not yet available or that may not yet have been taken in this
19 case. Therefore, I expressly reserve the right to expand or modify my opinions as my investigation
20 and study continue, and to supplement my opinions in response to any additional information that
21 becomes available to me, any matters raised by the Plaintiff and/or other opinions provided by the
22 Plaintiff's expert(s), or in light of any relevant orders from the Court or other authoritative body.

23 6. In making the statements in this declaration, I rely on my personal knowledge,
24 education, and professional experience. Attached as Exhibit A is a true and correct copy of my
25 curriculum vitae, which summarizes my education and professional qualifications.

26 **Qualifications and Professional Experience**

27 7. Most of my career was spent at Intel Corporation working on memory products. I
28 personally designed or managed the design of over 60 commercial memory products, including

1 SRAM, NVRAM, EPROM, EEPROM, Flash, and memory cards, in my 25 years at Intel. During
2 my stay at Intel, I worked in a wide range of technical positions, serving as an integrated circuit
3 design engineer, a device physicist, a process engineer, a project manager, a product design
4 manager, and a director of technology development. In the second half of my career at Intel, I was
5 fortunate enough to have the opportunity to do a business startup using one of the memory
6 technologies, namely flash, that my team developed while I was in the technology development
7 side of Intel. I summarize my educational and professional background below.

8 **Educational Background**

9 8. I received my bachelors degree in physics from the University of Colorado in 1969,
10 and my M.S. and Ph.D. degrees in electrical engineering from the California Institute of
11 Technology in 1970 and 1974, respectively. My Doctorial thesis investigated the electrical
12 properties of ion implantation in silicon and Gallium Arsenide. I pioneered the development of the
13 ion implanted GaAs MOS transistor resulting in a ground breaking patent on the fabrication of the
14 GaAs Mosfet. During my stay at Caltech, I successfully petitioned the Graduate School of
15 Electrical Engineering to create a class in integrated circuit design. In this class and in a subsequent
16 research project under Dr. Carver Meade, I designed two memory integrated circuits that were
17 fabricated at Intel Corporation. Both integrated circuits worked on first silicon. The work on the
18 second Caltech integrated circuit resulted in a publication in the IEEE JSSC entitled a "128-Bit
19 Multicomparator."

20 **Professional Experience**

21 9. I was employed by the Intel Corporation from 1973 through 1998. From 1973 to
22 1976, I worked as an engineer managing a small technology development team where I personally
23 designed an EPROM and many SRAM memory devices. My duties in this period included silicon
24 process development, transistor level device physics analysis, creation of transistor simulation
25 tools, memory circuit design, initial memory device debugging/testing, and reliability data analysis.
26 During this time period, I developed Intel's High Performance MOS technology (HMOS) and the
27 use of on chip back-bias. The combination of the HMOS technology and the utilization of on chip
28 back-bias doubled the speed of Intel's SRAM products. I presented a landmark ISSCC paper on a

1 4K bit 70ns SRAM in 1977 that broke the bipolar memory speed barrier. I also drove Intel's
2 "optical chip shrink" strategy for SRAM and microprocessor products.

3 10. From 1977 through 1980, I was Intel's Manager of the Static Logic Technology
4 Development Department where I was responsible for developing Intel's static random access
5 memory (SRAM) products and the associated silicon manufacturing processes for SRAM memory,
6 microcontroller, and microprocessor products. In this position, I pioneered the development of
7 redundancy to improve memory wafer yields and lower unit costs by over 50%. My team
8 developed and put into production the second generation HMOS fabrication process and several
9 SRAM products. In addition, we developed an ECL 4K SRAM and a Silicon on Sapphire 1K
10 SRAM that were functional but did not go into production.

11 11. From 1980 through 1982, I became Intel's Manager of Non-Volatile Technology
12 Development Department where I was responsible for Intel's non-volatile memory
13 technology/product development and Intel's basic technology development (photolithography,
14 etching, deposition, etc). In this position, I developed and transferred into production four EPROM
15 & EEPROM silicon technologies and their associated memory products ranging in density from 4K
16 to 256K bits. Noteworthy was the design and successful transfer to production of the world's first
17 5V only electrically erasable programmable memory (EEPROM) design and developing and
18 transferring Intel's first CMOS EPROM technology into production.

19 12. From 1983 through 1986, I served as Director of California Technology
20 Development (combination of Microprocessor/SRAM and Non-Volatile Memory Directorships).
21 Under my guidance, a multitude of new SRAM, EPROM, EEPROM, and microprocessor silicon
22 fabrication technologies and their associated products were developed and transferred into
23 production. In this timeframe, the highest volume writeable nonvolatile memory, the EPROM, was
24 under extreme price pressure due to a maturing market with over 20 competitors. In addition,
25 customers were growing weary of the ultraviolet light erase required to reprogram an EPROM.
26 They wanted the electrically erase capability of the new high priced EEPROM technology at
27 EPROM prices. This spurred me to search for the "holy grail of nonvolatile memory," the single
28 transistor electrically erasable memory. In 1985, Toshiba was the first to announce a single

1 transistor electrically erasable memory and coined the name “Flash Memory” as the new device
2 erased in a “flash”. Unfortunately, Toshiba’s initial Flash product was unmanufacturable and
3 difficult to use and, as a result, a market failure. Meanwhile, I negotiated a joint development
4 partnership with Xicor Corporation to develop a single transistor EEPROM technology. While the
5 single transistor EEPROM looked good on paper, the reality was the cell operating window was
6 nonexistent and the partnership was dissolved. Fortunately for Intel, I had initiated a parallel
7 internal Intel development on an EPROM based Flash memory technology as a “skunkworks
8 project.” By 1985, I had a working 64Kb Flash memory in the lab. But to my surprise, the Intel
9 EPROM business unit was not interested in commercializing Flash, claiming that the market would
10 not accept it based on Toshiba’s lack of success and a fear of Flash cannibalizing Intel’s own
11 EPROM business. I approached Gordon Moore, CEO of Intel, and expressed my frustration with
12 this decision. Gordon recognized that Flash was a “disruptive” new technology that could open new
13 markets for Intel. As a result of this discussion with Gordon, I was offered the unique position of
14 becoming the general manager of a flash memory startup business unit inside Intel.

15 13. In 1986, I left the pure R&D side of Intel and started up Intel’s Flash memory
16 business unit. As the General Manager of the Flash Memory Business, I directed all aspects of the
17 business, including engineering, manufacturing, marketing and financial. Early in 1988, we began
18 selling our first Flash memory product, the 256Kb. With over 95% of its manufacturing steps the
19 same as an EPROM, the Intel Flash technology was able to quickly ramp up in volume using
20 existing EPROM manufacturing plants. By 1990, Intel’s Flash business revenue had grown to \$25
21 million capturing 90% of the total Flash market. My Flash Memory Business’s technological
22 accomplishments include the development and the successful transfer to production of the 1st and
23 2nd Generation Flash Silicon Technologies (1.2 μ and 1 μ Lithography), incorporating these
24 technologies into Intel’s 2864 (64 Kb), 28256(256 Kb), 28512 (512 Kb) and the 28010 (1 Mb)
25 Flash memory products. This success drove the creation of new Flash memory markets, such as
26 digital camera “film”, cell phone code store, PC Bios store, automotive engine control, and
27 EPROM replacement. The first real time demonstration of a digital camera using a Flash “film
28 card” was in April of 1988 during the Intel 256Kb Flash product introduction at the Eiffel Tower in

1 Paris. During my presentation, I took a picture of a journalist in the audience; and then,
2 electronically, we placed the journalist on a beach in Tahiti.

3 14. By 1990, Intel's Flash Memory Business was so successful that Intel rewarded my
4 Flash efforts by giving me the additional responsibility of Intel's EPROM Business, with the
5 merged entity becoming Intel's Memory Component Division. Under my business and engineering
6 leadership, Intel's Flash business grew from \$25 million in 1990 and to \$500 million in 1994.
7 During this period, the Division achieved a number of technological accomplishments under my
8 leadership, including:

- 9 • Developing and transferring into production Intel's 3rd, 4th, and 5th generation Flash
10 technologies (0.8 μ , 0.6 μ , and 0.4 μ lithography, respectively) and the associated Flash
11 file memories, boot Bios memories, automotive sectored products ranging in density
12 from 256K to 8M bit;
- 13 • Initiated the development of Intel's multi-level cell Flash technology, resulting in the
14 world's first commercially viable memory product implementing this new technology;
- 15 • Developed and transferred into production Intel's 10M byte flash ATA equivalent of a
16 magnetic hard drive;
- 17 • Developed and transferred into production several generations of Intel Flash memory
18 cards ranging in density from 1M to 40M bytes;
- 19 • Successfully negotiated a flash joint development/manufacturing agreement with Sharp
20 Corporation to increase our flash manufacturing capacity beyond what Intel was capable
21 of providing for our rapidly growing flash business;
- 22 • Developed 5V-only Flash circuits with on-chip voltage pumps for high voltage
23 generation and on-chip programming/erase control circuits;

24 In recognition for these accomplishments, I was appointed Vice President of Intel in 1993.

25 15. I returned to my engineering roots in 1994 and became the Engineering Manager of
26 Intel's Memory Component Division where I was responsible for finishing the development and
27 transferring into production the world's first multi-level cell Flash devices, developing and
28 transferring into production Intel's 5th generation Flash technology and developed Intel's 1st
generation Compact Flash memory card products. I retired from Intel in 1998.

16. Since 1999, I have served as an adjunct professor in the Graduate School of
Engineering at the University of California Davis, teaching a course on technology management.
From 1998 to 2001, I also served as an adjunct professor at U.C. Davis's Graduate School of

1 Management, offering a class on technology management based on my years of industry
2 experience.

3 17. During my professional career, I have been a member of the *Phi Beta Kappa* Society
4 (national honor society), the *Sigma Pi Sigma* Society (National Physics Honor Society), the *Sigma*
5 *Xi* Society (the oldest and largest scientific organizations in the world, dedicated to scientific
6 research), the *Institute of Electrical and Electronics Engineers* ("IEEE," the world's leading
7 professional association for the advancement of technology), and the *Bohmische Physikalische*
8 *Gesellschaft*.

9 18. My services to various professional industry groups include serving on the program
10 committee of the IEEE International Solid-State Circuits Conference (ISSCC) in 1980-1985 and
11 from 1988-1990, and acting as the guest editor for the October 1982 *IEEE Journal of Solid-State*
12 *Circuits*' special issue on logic and memory.

13 19. I have authored or co-authored over 40 publications in this field of technology, and I
14 am named as the inventor or a co-inventor on 17 U.S. patents covering ion implantation, metal
15 oxide semiconductor (MOS) processing and design, SRAM, EPROM devices and Flash EEPROM
16 devices among other inventions. I have included a complete list my publications and patents in
17 Exhibit B of this Declaration.

18 **Basis for Opinions**

19 20. In preparing this declaration, I have reviewed the '990 patent and the prosecution
20 history for the '990 patent. I have reviewed the references cited on the face of the '990 patent. I
21 also relied on my personal expertise of over 25 years in the field of memory devices, during which I
22 designed or supervised the design over 60 memory devices. I have also reviewed literature in my
23 possession that shows the state of the art of memory devices at the time the patent was filed.

24 **Overview of Technology Disclosed in '990 Patent**

25 21. The '990 patent discloses a memory with boundaryless burst mode access. The
26 boundaryless burst mode access is alleged to be an improvement over prior art memories having
27 burst modes that read four consecutive locations in response to a single address. ['990 Patent, Col.
28

1 1:36-40] The boundaryless burst mode access allows for any number of consecutive locations to be
2 read in response to a single address. ['990 Patent, Col. 1:58-64]

3 22. The '990 Patent discloses multiple subarrays, each with its own dedicated circuitry,
4 to implement the boundaryless burst mode operation by interleaving and alternating accesses
5 among the subarrays. The patent further discloses multiple column groups in each subarray to
6 implement the boundaryless burst mode operation by interleaving and alternating accesses among
7 the subarrays/column groups. In the '990 Patent, the standard read access is broken into two parts;
8 the portion from the memory cell row/column access to the sense amplifier inputs and the portion
9 from the sense amplifier transfer to the memory output (output buffer). In a simplified view, the
10 boundaryless burst is achieved by interleaving these two portions of the standard memory read
11 access to improve read access time performance. This interleaving is accomplished by transferring
12 data associated with the start address in one subarray or column group from this subarray's sense
13 amplifiers to the memory output; while at the same time accessing data associated with the next
14 consecutive address in another subarray or column group and placing this data on the inputs of the
15 its subarray's sense amplifiers. By alternating this interleaving process, the claimed boundaryless
16 burst is achieved.

17 Level of Skill in the Art

18 23. The claimed technology involves relatively sophisticated memory technology. Thus,
19 a person of skill in the art would have a relatively high level of skill in designing electrical circuits,
20 at least some of which involved the design of memory products. More specifically, a person of skill
21 in the art would have a Bachelor's degree in electrical engineering with 4-5 years experience
22 designing electrical circuits or a Master's degree in electrical engineering with 2-3 years experience
23 designing electrical circuits, with at least one year of this experience involving the design of
24 memory products.

25 "Integrated Memory"

26 24. The '990 patent discloses a memory device. The patented invention is depicted at
27 the block diagram level and shows known circuits such as registers, decoders, sense amplifiers and
28 memory cells which are arranged and operated in an allegedly novel manner.

1 25. The '990 patent specifically provides that the invention is independent of whether
2 the memory device is integrated as a integrated circuit or is part of an integrated memory system.
3 ['990 Patent, Co. 7:9-10 ("Memory 810 is fabricated in an integrated circuit in some
4 embodiments."); Col. 13:8-9 ("Further, some embodiments are not integrated into one integrated
5 circuit.")]

6 26. Dr. Wolfe interprets the Pinkham patent to teach that the term "integrated memory"
7 is the same as the term "integrated circuit". I have reviewed the Pinkham reference, U.S. Patent
8 No. 4,636,986 ("the '986 Patent"), and disagree with Dr. Wolfe's conclusions. Pinkham does not
9 use integrated memory interchangeably with the term integrated circuit. Rather, Pinkham teaches a
10 method of manufacturing multiple integrated memories on a single integrated circuit. ['986 Patent,
11 Col. 2:9-39] Using Dr. Wolfe's interpretation of the term "integrated memory," one would expect a
12 single integrated circuit for each of the integrated memories discussed in the '986 Patent. But this
13 is simply not true, as the citation that Dr Wolfe provides in the '986 Patent states: "...each of the
14 integrated memories must maintain some degree of independence relative to the other memories on
15 the same chip..." The term "integrated memory" in the '986 Patent simply means that each of
16 these integrated memories contain a memory array, and all the necessary associated circuitry such
17 as the row/column decoders and sense amplifiers, as shown in Figure 1 of the '986 Patent.

18 27. I agree that an "integrated circuit" is an electronic device consisting of all its circuit
19 elements formed on a single silicon chip. However, an "integrated memory" is a memory system
20 that has all its components integrated in a single apparatus (e.g. a memory card with multiple
21 integrated circuit memories), but is not necessarily formed on a single piece of silicon. The word
22 "integrated" in "integrated memory" means that the memory apparatus must contain all the
23 necessary support components inside the apparatus (e.g. a self-contained apparatus and not a
24 memory with components distributed throughout a computer system). Examples of an "integrated
25 memory" are a memory card, a USB jump drive, an add-on memory printed circuit board, and a
26 solid state flash disk drive. All of these integrated memory devices contain memory control
27 circuitry as well as one or more memory array chips. These "integrated memories" typically contain
28 multiple integrated circuits (e.g. multiple silicon chips including several memory chips and one or

1 more controller chips), but in rare some cases may only contain one chip. Both integrated circuit
2 memories and integrated memory systems were well known in 1992 when the application to which
3 the '990 patent claims priority was filed, and I personally worked on the development of both
4 integrated circuit memories and integrated memory systems.

5 28. Only dependent claims 6 and 14 include an "integrated circuit" limitation. None of
6 the claims associated with independent claim 20 recite an integrated circuit. Rather, claim 20 refers
7 to an "integrated memory." The use of the term "integrated memory" at the beginning of claim 20
8 does not add structure to the claimed memory. The term "integrated memory" is simply a
9 description of what is formed by the combination of the elements (e.g. the registers and decoders)
10 recited in the body of the claim.

11 29. The term "integrated memory" had a well-known meaning to persons involved in the
12 design and implementation of memory circuits at the time the patent was filed. Integrated
13 memories commonly consisted of a memory controller chip(s) which controlled multiple memory
14 circuits. For example, in the 1990s, Intel developed integrated circuit flash memory devices such as
15 the 28F010 (a flash 1M bit single chip memory) but also developed integrated memory products
16 which incorporated multiple integrated circuits. One example of such an integrated memory is the
17 Intel iMC001FLKA Flash Memory Card, a 1M byte flash memory system contained in a memory
18 card. This card includes eight 28F010 integrated circuits memories along with two support
19 integrated circuits as can be seen below in Figure 2 of the iMC001FLKA datasheet. Attached to
20 my declaration are the 28F010 datasheet (Exhibit C), the iMC001FLKA datasheet (Exhibit E), and
21 an Octoboer 1990 press release (Exhibit D).





Figure 2. IMC001FLKA Block Diagram

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

30. In addition, these multiple integrated circuits can clearly be distinguished in the photograph of the printed circuit board contained inside the iMC001FLKA memory card shown below and attached as Exhibit F.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28



31. In the opening line of the Intel iMC001FLKA datasheet it clearly states that “Intel’s Flash Memory Card is the integrated memory solution for portable PCs.” As I have shown, this memory card contains more than one integrated circuit, so the term “integrated memory” cannot mean that this memory card is composed of a single integrated circuit as Dr. Wolfe attests.

32. In addition, page 30 of an article entitled “Card Physical” in the May/June issue of the Memory Card Systems & Design magazine refers to a memory card as “the JEIDA IC memory card.” JEIDA is the Japanese Electronics Industry Development Association that is responsible for establishing standards for the memory card. *See* Exhibit H. On page 31 of this article, it clearly discusses multiple IC memory devices fitting into the memory card. So in this case, the use of the term IC memory card does not mean that a memory card contains only a single integrated circuit. Also on pages 32 and 33 of this article, there is an Intel advertisement for the Intel 4M byte memory card (iMC004FLKA), that clearly shows the benefits of an “integrated memory” containing all the components of a distributed memory system in a single apparatus. The iMC004FLKA was a 4-megabyte “integrated memory” consisting of 16 integrated circuit memories along with support integrated memories. *See* Exhibit G.

1 33. Patents filed contemporaneously with the '990 Patent, including U.S. Patent No.
2 5,502,667, also evidence the prevalence of multi-chip integrated circuits in the early 1990s. *See*
3 Exhibit I.

4 34. In summary, the term “integrated memory” simply refers to a single memory
5 apparatus that incorporates one or more integrated circuits. The iMC001FLKA memory card is an
6 example of an integrated memory that contains multiple integrated circuits. An integrated memory
7 as understood by a person of ordinary skill in the art at the time the patent was filed was a memory
8 apparatus containing one or more integrated circuits.

9 **“the locations L1 and L2 in the sequence of consecutive addresses,”**
10 **“consecutively addressed memory locations L1, ... Ln,” and “the memory**
11 **locations ... have consecutive addresses”**

12 35. Each of the asserted claims of the '990 patent associate an address with a memory
13 location. The claims require that the memory locations have consecutive addresses. Consecutive
14 addresses are addresses that follow one after the other in order.

15 36. The '990 patent uses the term memory location synonymously with memory cell.
16 ['990 patent, Col. 1:10-11 (describing “1-bit memory locations (or ‘cells’)”)]. Hence, in the '990
17 patent, a memory cell is the physical object that holds one bit of memory. I agree with Dr. Wolfe
18 that “[i]n the context of this patent, a cell is only one bit of memory.” [Wolfe Decl. ¶ 36] Thus, the
19 relationship between the consecutive addresses and the memory locations can be described as a set
20 of addresses following one after the other in order from L1 to Ln wherein each memory location
21 represents a memory cell that is associated with a single address.

22 37. AMD disagrees with this description based on the embodiment of Figure 5 showing
23 multiple memory cells that form part of the same memory location. The above description is not
24 intended to eliminate the possibility of multiple memory cells associated with the same address
25 forming a single memory location as would occur in a byte or word-wide memory device. The
26 claim construction can be modified slightly to alleviate AMD’s concern to state “a set of addresses
27 following one after the other in order from L1 to Ln where each memory location represents a
28 memory cell or cells associated with a single address.” But even with this modification, a memory
cell would still only contain a single bit of data.

1 **“the sense amplifiers from which the contents of said location L1 are being**
2 **transferred are enabled and the sense amplifiers to which the contents of said**
3 **location L2 are disabled” (claim 3)**

4 **“a control circuit for selectively enabling said sense amplifier circuits so that**
5 **said control circuit enables a sense amplifier circuit whose output signals are**
6 **being transferred to the output of said memory but said control circuit does not**
7 **enable all said sense amplifier circuits at the same time” (claim 8)**

8 **“the control circuit enables the sense amplifier circuit selected to provide data**
9 **to the memory output and at the same time disables one or more sense amplifier**
10 **circuits not selected to provide data to the memory output” (claim 23)**

11 38. Sense amplifiers are well-known circuits in the art of memory design. A sense
12 amplifier is commonly used in memory circuits to receive a signal representing information from
13 selected memory cell and amplify that information. In the ‘990 patent, the amplified signal from
14 the sense amplifier is provided to the memory output.

15 39. The ‘990 patent discloses a power-saving technique achieved by enabling only
16 certain sense amplifiers. Enabling a sense amplifier turns on the sense amplifier and allows the
17 input signal to be amplified and placed on the sense amplifier output. When a sense amplifier is
18 disabled it is turned off (saving power) and the input signal is not amplified and placed on the
19 output of the sense amplifier. The ‘990 Patent discloses a control circuit to enable and disable the
20 sense amplifiers as follows:

21 Control-multiplexer circuit 334 of memory 310 provides enable signals to sense
22 amplifier circuits 330.L-0 through 330.L-3 and 330.R-0 through 330.R-3 on busses
23 350.L and 350.R to enable only the sense amplifier circuit being read and thus to
24 reduce power consumption. In some embodiments, control-multiplexer circuit 334
25 enables, in addition to the sense amplifier circuit being read, a certain number of
26 sense amplifier circuits to be read immediately after, so as to allow those sense
27 amplifier circuits sufficient time to develop their output signals. [‘990 patent, Col.
28 5:45-54]

29 40. Dr. Wolfe expresses his opinion that “[n]either claims 3, 8 nor 23 indicate that each
30 sense amplifier must be disabled when data is being transferred from a memory location to the
31 sense amplifier.” [Wolfe Decl. at paragraph 40] The passage he cites from the April 27, 1995
32 Amendment, however, contradicts his opinion:

33 Claim 4 [issued claim 3] dependent from Claim 2 further distinguishes from
34 Pinkham and Rao, taken singularly or together, by reciting that when the contents of
35 a location L1 are being transferred in burst mode from one or more sense amplifiers

TIME RECEIVED
March 30, 2009 9:52:03 AM PDT

REMOTE CSID

DURATION PAGES
43 1

STATUS
Received

MAR-30-2009 08:20 From:

9167914168


To:18586781603

P.1/1

1 to the memory output and the contents of another location L2 are being transferred
 2 from L2 to one or more sense amplifiers, *the sense amplifiers from which the*
 3 *contents of L1 are being transferred are enabled and the sense amplifiers to which*
 4 *the contents of L2 are being transferred are disabled*, but these latter sense
 amplifiers become enabled subsequently for amplifying the contents of L2.
 [04/27/1995 Amendment at 5 (emphasis added)]

5 41. Dr. Wolfe also opines that the normal operation of a sense amplifier is that it need
 6 not be enabled to develop a signal on its output for the entire duration of time when data is being
 7 transferred from the sense amplifier output to the memory output. Contrary to Dr. Wolfe's opinion,
 8 in the context of the '990 patent, the sense amplifier must be enabled for the entire duration of time
 9 when data is being transferred from the sense amplifier output to the memory output. If the sense
 10 amplifier was disabled (e.g. allowed to have its output signals go to an indeterminate state), the
 11 memory output would also go to an indeterminate state. Since there is only a simple MUX pass
 12 transistor ('990 Col. 7, Lines 33-36) between the sense amplifier and the memory output that selects
 13 the desired sense amplifier to transfer its output signal to the memory output, any change in the
 14 sense amplifier's output state would immediately be passed through to the memory output. In other
 15 words, if the sense amplifier is disabled during this transfer, inaccurate data may be provided to the
 16 output. Hence, the sense amplifier would have to be enabled during the entire time that the sense
 17 amplifier is transferring data to the memory output.

18 I declare under penalty of perjury that the foregoing is true and correct. Executed this 30th
 19 day of March, 2009, in Granite Bay, California.

20 
 21 Richard D. Pashley, Ph.D

22
 23
 24
 25
 26
 27
 28