

# **EXHIBIT C**



PRELIMINARY

RICHARD D. PASHLEY

## 28F010 1024K (128K x 8) CMOS FLASH MEMORY

- Flash Electrical Chip-Erase
  - 1 Second Typical Chip-Erase
- Quick-Pulse Programming™ Algorithm
  - 10  $\mu$ s Typical Byte-Program
  - 2 Second Chip-Program
- 10,000 Erase/Program Cycles Minimum
- 12.0V  $\pm$  5% Vpp
- High-Performance Read
  - 120 ns Maximum Access Time
- CMOS Low Power Consumption
  - 30 mA Maximum Active Current
  - 100  $\mu$ A Maximum Standby Current
- Command Register Architecture for Microprocessor/Microcontroller Compatible Write Interface
- Noise Immunity Features
  - $\pm$  10% Vcc Tolerance
  - Maximum Latch-Up Immunity through EPI Processing
- ETOX™-II Flash-Memory Technology
  - EPROM-Compatible Process Base
  - High-Volume Manufacturing Experience
- Compatible with JEDEC-Standard Byte-Wide EPROM Pinouts
  - 32-Pin Plastic Dip
  - 32-Lead PLCC
  - 32-Lead TSOP

(See Packaging Spec., Order # 231369)

Intel's 28F010 CMOS flash memory offers the most cost-effective and reliable alternative for read/write random access nonvolatile memory. The 28F010 adds electrical chip-erase and reprogramming to familiar EPROM technology. Memory contents can be rewritten: in a test socket; in a PROM-programmer socket; on-board during subassembly test; in-system during final test; and in-system after-sale. The 28F010 increases memory flexibility, while contributing to time- and cost-savings.

The 28F010 is a 1024-kilobit nonvolatile memory organized as 131,072 bytes of 8 bits. Intel's 28F010 is offered in 32-pin plastic dip or 32-lead PLCC and TSOP packages. Pin assignments conform to JEDEC standards for byte-wide EPROMs.

Extended erase and program cycling capability is designed into Intel's ETOX-II (EPROM Tunnel Oxide) process technology. Advanced oxide processing, an optimized tunneling structure, and lower electric field combine to extend reliable cycling beyond that of traditional EEPROMs. With the 12.0V Vpp supply, the 28F010 performs a minimum of 10,000 erase and program cycles well within the time limits of the Quick-Pulse Programming™ and Quick-Erase™ algorithms.

Intel's 28F010 employs advanced CMOS circuitry for systems requiring high-performance access speeds, low power consumption, and immunity to noise. Its 120 nanosecond access time provides no-WAIT-state performance for a wide range of microprocessors and microcontrollers. Maximum standby current of 100  $\mu$ A translates into power savings when the device is deselected. Finally, the highest degree of latch-up protection is achieved through Intel's unique EPI processing. Prevention of latch-up is provided for stresses up to 100 mA on address and data pins, from  $-1V$  to  $V_{CC} + 1V$ .

With Intel's ETOX-II process base, the 28F010 levers years of EPROM experience to yield the highest levels of quality, reliability, and cost-effectiveness.



UNITED STATES, Intel Corporation  
3065 Bowers Ave., Santa Clara, CA 95051  
Tel: (408) 765-8080

JAPAN, Intel Japan K.K.  
5-6 Tokodai, Tsukuba-shi, Ibaraki, 300-26  
Tel: 029747-8511

FRANCE, Intel Corporation S.A.R.L.  
1, Rue Edison, BP 303, 78054 Saint-Quentin-en-Yvelines Cedex  
Tel: (33) 1-30 57 70 00

UNITED KINGDOM, Intel Corporation (U.K.) Ltd  
Pipers Way, Swindon, Wiltshire, England SN3 1RJ  
Tel: (44) (0793) 696000

WEST GERMANY, Intel Semiconductor GmbH  
Dornacher Strasse 1  
8016 Feldkirchen bei Muenchen  
Tel: (49) 089/90992-0

HONG KONG, Intel Semiconductor Ltd.  
10/F East Tower, Bond Center, Queensway, Central  
Tel: (5) 8444-555

CANADA, Intel Semiconductor of Canada, Ltd.  
180 Attwell Drive, Suite 500  
Rexdale, Ontario M9W 6H8  
Tel: (416) 675-2105

Printed in USA/G324/0490/7k/GF/CC  
Memory Components

CSMC2/10.088

Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent



**APPLICATIONS**

The 28F010 flash memory provides nonvolatility along with the capability to typically perform over 100,000 electrical chip-erase/reprogram cycles. These features make the 28F010 an innovative alternative to disk, EEPROM, and battery-backed static RAM. Where periodic updates of code and data tables are required, the 28F010's reprogrammability and nonvolatility make it the obvious and ideal replacement for EPROM.

Primary applications and operating systems stored in flash eliminate the slow disk-to-DRAM download process. This results in dramatic enhancement of performance and substantial reduction of power consumption — a consideration particularly important in portable equipment. Flash memory increases flexibility with electrical chip erase and in-system update capability of operating systems and application code. With updatable BIOS, system manufacturers can easily accommodate last-minute changes as revisions are made.

In diskless workstations and terminals, network traffic reduces to a minimum and systems are instant-on. Reliability exceeds that of electromechanical media. Often in these environments, power interruptions force extended re-boot periods for all networked terminals. This mishap is no longer an issue if boot code, operating systems, communication protocols and primary applications are flash-resident in each terminal.

For embedded systems that rely on dynamic RAM/disk for main system memory or nonvolatile backup storage, the 28F010 flash memory offers a solid state alternative in a minimal form factor. The 28F010 provides higher performance, lower power consumption, instant-on capability, and allows an "executes in place" memory hierarchy for code and data table reading. Additionally, the flash memory is more rugged and reliable in harsh environments where extreme temperatures and shock can cause disk-based systems to fail.

The need for code updates pervades all phases of a system's life — from prototyping to system manufacture to after-sale service. The electrical chip-erase

and reprogramming ability of the 28F010 allows in-circuit alterability; this eliminates unnecessary handling and less-reliable socketed connections, while adding greater test, manufacture, and update flexibility.

Material and labor costs associated with code changes increases at higher levels of system integration — the most costly being code updates after sale. Code "bugs", or the desire to augment system functionality, prompt after-sale code updates. Field revisions to EPROM-based code requires the removal of EPROM components or entire boards. With the 28F010, code updates are implemented locally via an edge-connector, or remotely over a communication link.

For systems currently using a high-density static RAM/battery configuration for data accumulation, flash memory's inherent nonvolatility eliminates the need for battery backup. The concern for battery failure no longer exists, an important consideration for portable equipment and medical instruments, both requiring continuous performance. In addition, flash memory offers a considerable cost advantage over SRAM.

Flash memory's electrical chip erase, byte programmability and complete nonvolatility fit well with data accumulation and recording needs. Electrical chip-erase gives the designer a "blank slate" in which to log or record data. Data can be periodically off-loaded for analysis and the flash memory erased producing a new "blank slate".

A high degree of on-chip feature integration simplifies memory-to-processor interfacing. Figure 3 depicts two 28F010s tied to the 80C186 system bus. The 28F010's architecture minimizes interface circuitry needed for complete in-circuit updates of memory contents.

With cost-effective in-system reprogramming, extended cycling capability, and true nonvolatility, the 28F010 offers advantages to the alternatives: EPROMs, EEPROMs, battery backed static RAM, or disk. EPROM-compatible read specifications, straight-forward interfacing, and in-circuit alterability offers designers unlimited flexibility to meet the high standards of today's designs.




Figure 3. 28F010 in a 80C186 System

**PRINCIPLES OF OPERATION**

Flash-memory augments EPROM functionality with in-circuit electrical erase and reprogramming. The 28F010 introduces a command register to manage this new functionality. The command register allows for: 100% TTL-level control inputs; fixed power supplies during erase and programming; and maximum EPROM compatibility.

In the absence of high voltage on the Vpp pin, the 28F010 is a read-only memory. Manipulation of the external memory-control pins yields the standard EPROM read, standby, output disable, and intelligent Identifier™ operations.

The same EPROM read, standby, and output disable operations are available when high voltage is applied to the Vpp pin. In addition, high voltage on Vpp enables erase and programming of the device. All functions associated with altering memory contents—intelligent Identifier, erase, erase verify, program, and program verify—are accessed via the command register.

Commands are written to the register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which

controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for programming or erase operations. With the appropriate command written to the register, standard microprocessor read timings output array data, access the intelligent Identifier codes, or output data for erase and program verification.

Successive command write cycles define the durations of program and erase operations; specifically, the program or erase time durations are normally terminated by associated program or erase verify commands. An integrated watchdog timer provides simplified timing control over these operations; thus eliminating the need for maximum program/erase timing specifications. Programming and erase pulse durations are minimums only. When the watchdog timer terminates a program or erase operation, the device enters an inactive state and remains inactive until receiving the appropriate verify command.

The command register is only alterable when Vpp is at high voltage. Depending upon the application, the system designer may choose to make the Vpp power supply switchable—available only when memory updates are desired. When high voltage is removed,

Table 2. 28F010 Bus Operations

Operation	Pins		A <sub>0</sub>	A <sub>9</sub>	OE	WE	DO <sub>0</sub> -DO <sub>7</sub>
	V <sub>PP</sub> (1)	A <sub>9</sub>					
Read	V <sub>PP</sub>	A <sub>9</sub>	X	X	V <sub>IL</sub>	V <sub>IH</sub>	Data Out
Output Disable	V <sub>PP</sub>	X	X	X	V <sub>IL</sub>	V <sub>IH</sub>	Tri-State
Standby	V <sub>PP</sub>	X	X	X	V <sub>IH</sub>	X	Tri-State
intelligent Identifier™ (Mfr)(2)	V <sub>PP</sub>	V <sub>IL</sub>	V <sub>IP</sub> (3)	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data = 89H
intelligent Identifier™ (Device)(2)	V <sub>PP</sub>	V <sub>IH</sub>	V <sub>IP</sub> (3)	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data = B4H
Read	V <sub>PP</sub>	A <sub>0</sub>	A <sub>9</sub>	A <sub>9</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out(4)
Output Disable	V <sub>PP</sub>	X	X	X	V <sub>IL</sub>	V <sub>IH</sub>	Tri-State
Standby(5)	V <sub>PP</sub>	X	X	X	V <sub>IH</sub>	X	Tri-State
Write	V <sub>PP</sub>	A <sub>0</sub>	A <sub>9</sub>	A <sub>9</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data In(6)

**NOTES:**  
 1. Refer to DC Characteristics. When V<sub>PP</sub> = V<sub>PPH</sub>, memory contents can be read but not written or erased addresses low.  
 2. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 3. All other addresses low.  
 3. V<sub>IP</sub> is the intelligent Identifier high voltage. Refer to DC Characteristics.  
 4. Read operations with V<sub>PP</sub> = V<sub>PPH</sub> may access array data or the intelligent Identifier™ codes.  
 5. With V<sub>PP</sub> at high voltage, the standby current equals I<sub>CC</sub> + I<sub>PP</sub> (standby).  
 6. Refer to Table 3 for Valid Data-In during a write operation.  
 7. X can be V<sub>IL</sub> or V<sub>IH</sub>.

the contents of the register default to the read command, making the 28F010 a read-only memory. Memory contents cannot be altered.

Or, the system designer may choose to "hardwire" V<sub>PP</sub>, making the high voltage supply constantly available. In this instance, all operations are performed in conjunction with the command register. The 28F010 is designed to accommodate either design practice, and to encourage optimization of the processor-memory interface.

**BUS OPERATIONS**  
**Read**  
 The 28F010 has two control functions, both of which must be logically active, to obtain data at the outputs. Chip-Enable (CE) is the power control and should be used for device selection. Output-Enable (OE) is the output control and should be used to gate data from the output pins, independent of device selection. Figure 6 illustrates read timing waveforms.

When V<sub>PP</sub> is high (V<sub>PPH</sub>), the read operation can be used to access array data, to output the intelligent Identifier™ codes, and to access data for program/erase verification. When V<sub>PP</sub> is low (V<sub>PLL</sub>), the read operation can only access the array data.

With Chip-Enable and Output-Enable at a logic low level, raising A<sub>9</sub> to high voltage V<sub>IP</sub> (see DC Characteristics) activates the operation. Data read from locations 0000H and 0001H represent the manufacturer's code and the device code, respectively.

The manufacturer- and device-codes can also be read via the command register, for instances where the 28F010 is erased and reprogrammed in the target system. Following a write of 90H to the command register, a read from address location 0000H outputs the manufacturer code (89H). A read from address 0001H outputs the device code (B4H).

**Write**  
 Device erase and programming are accomplished via the command register, when high voltage is applied to the V<sub>PP</sub> pin. The contents of the register serve as input to the internal state-machine. The state-machine outputs dictate the function of the device.

The command register itself does not occupy an addressable memory location. The register is a latchable register.

used to store the command, along with address and data information needed to execute the command.

The command register is written by bringing Write-Enable to a logic-low level (V<sub>IL</sub>), while Chip-Enable is low. Addresses are latched on the falling edge of the Write-Enable pulse. Standard microprocessor write timings are used.

Refer to A.C. Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

**COMMAND DEFINITIONS**  
 When low voltage is applied to the V<sub>PP</sub> pin, the contents of the command register default to 00H, enabling read-only operations.

Placing high voltage on the V<sub>PP</sub> pin enables read/write operations. Device operations are selected by writing specific data patterns into the command register. Table 3 defines these 28F010 register commands.

Table 3. Command Definitions

Command	Bus Cycles	First Bus Cycle			Second Bus Cycle		
		Req'd	Operation(1)	Address(2)	Data(3)	Operation(1)	Address(2)
Read Memory	1	Write	X	00H			
Read intelligent Identifier™ Codes(4)	2	Write	X	90H	Read	IA	ID
Set-up Erase/Erase(5)	2	Write	X	20H	Write	X	20H
Erase Verify(5)	2	Write	EA	A0H	Read	X	EVD
Set-up Program/Program(6)	2	Write	X	40H	Write	PA	PD
Program Verify(6)	2	Write	X	C0H	Read	X	PVD
Reset(7)	2	Write	X	FFH	Write	X	FFH

**NOTES:**  
 1. Bus operations are defined in Table 2.  
 2. IA = Identifier address; 00H for manufacturer code, 01H for device code.  
 EA = Address of memory location to be read during erase verify.  
 PA = Address of memory location to be programmed.  
 Addresses are latched on the falling edge of the Write-Enable pulse.  
 ID = Data read from location IA during device identification (Mfr = 89H, Device = B4H).  
 EVD = Data read from location EA during erase verify.  
 PD = Data to be programmed at location PA. Data is latched on the rising edge of Write-Enable.  
 PVD = Data read from location PA during program verify. PA is latched on the Program command.  
 4. Following the Head intelligent ID command, two read operations access manufacturer and device codes.  
 5. Figure 4 illustrates the Quick-Erase™ Algorithm.  
 6. Figure 5 illustrates the Quick-Pulse Programming™ Algorithm.  
 7. The second bus cycle must be followed by the desired command register write.

**Read Command**

While Vpp is high, for erasure and programming, memory contents can be accessed via the read command. The read operation is initiated by writing 00H into the command register. Microprocessor read cycles retrieve array data. The device remains enabled for reads until the command register contents are altered.

The default contents of the register upon Vpp power-up is 00H. This default value ensures that no spurious alteration of memory contents occurs during the Vpp power transition. Where the Vpp supply is hard-wired to the 28F010, the device powers-up and remains enabled for reads until the command-register contents are changed. Refer to the A.C. Read Characteristics and Waveforms for specific timing parameters.

**Intelligent Identifier™ Command**

Flash-memories are intended for use in applications where the local CPU alters memory contents. As such, manufacturer- and device-codes must be accessible while the device resides in the target system. PROM programmer's typically access signature codes by raising A9 to a high voltage. However, multiplexing high voltage onto address lines is not a desired system-design practice.

The 28F010 contains an intelligent identifier operation to supplement traditional PROM-programming methodology. The operation is initiated by writing 90H into the command register. Following the command write, a read cycle from address 0000H retrieves the manufacturer code of 89H. A read cycle from address 0007H returns the device code of B4H. To terminate the operation, it is necessary to write another valid command into the register.

**Set-up Erase/Erasure Commands**

Set-up Erase is a command-only operation that stages the device for electrical erasure of all bytes in the array. The set-up erase operation is performed by writing 20H to the command register.

To commence chip-erasure, the erase command (20H) must again be written to the register. The erase operation begins with the rising edge of the Write-Enable pulse and terminates with the rising edge of the next Write-Enable pulse (i.e., Erase-Verify Command).

This two-step sequence of set-up followed by execution ensures that memory contents are not accidentally erased. Also, chip-erasure can only occur when high voltage is applied to the Vpp pin. In the absence of this high voltage, memory contents are protected

against erasure. Refer to A.C. Erase Characteristics and Waveforms for specific timing parameters.

**Erase-Verify Command**

The erase command erases all bytes of the array in parallel. After each erase operation, all bytes must be verified. The erase verify operation is initiated by writing A0H into the command register. The address for the byte to be verified must be supplied as it is latched on the falling edge of the Write-Enable pulse. The register write terminates the erase operation with the rising edge of its Write Enable pulse.

The 28F010 applies an internally-generated margin voltage to the addressed byte. Reading FFH from the addressed byte indicates that all bits in the byte are erased.

The erase-verify command must be written to the command register prior to each byte verification to latch its address. The process continues for each byte in the array until a byte does not return FFH data, or the last address is accessed.

In the case where the data read is not FFH, another erase operation is performed. (Refer to Set-up Erase/Erasure). Verification then resumes from the address of the last-verified byte. Once all bytes in the array have been verified, the erase step is complete. The device can be programmed. At this point, the verify operation is terminated by writing a valid command (e.g. Program Set-up) to the command register. Figure 5, the Quick-Erase™ algorithm, illustrates how commands and bus operations are combined to perform electrical erasure of the 28F010. Refer to A.C. Erase Characteristics and Waveforms for specific timing parameters.

**Set-up Program/Program Commands**

Set-up program is a command-only operation that stages the device for byte programming. Writing 40H into the command register performs the set-up operation.

Once the program set-up operation is performed, the next Write-Enable pulse causes a transition to an active programming operation. Addresses are internally latched on the falling edge of the Write-Enable pulse. Data is internally latched on the rising edge of the Write-Enable pulse. The rising edge of Write-Enable also begins the programming operation. The programming operation terminates with the next rising edge of Write-Enable, used to write the program-verify command. Refer to A.C. Programming Characteristics and Waveforms for specific timing parameters.

**Program-Verify Command**

The 28F010 is programmed on a byte-by-byte basis. Byte programming may occur sequentially or at random. Following each programming operation, the byte just programmed must be verified.

The program-verify operation is initiated by writing C0H into the command register. The register write terminates the programming operation with the rising edge of its Write-Enable pulse. The program-verify operation stages the device for verification of the byte last programmed. No new address information is latched.

The 28F010 applies an internally-generated margin voltage to the byte. A microprocessor read cycle outputs the data. A successful comparison between the programmed byte and true data means that the byte is successfully programmed. Programming then proceeds to the next desired byte location. Figure 4, the 28F010 Quick-Pulse Programming™ algorithm, illustrates how commands are combined with bus operations to perform byte programming. Refer to A.C. Programming Characteristics and Waveforms for specific timing parameters.

**Reset Command**

A reset command is provided as a means to safely abort the erase- or program-command sequences. Following either set-up command (erase or program) with two consecutive writes of FFH will safely abort the operation. Memory contents will not be altered. A valid command must then be written to place the device in the desired state.

**EXTENDED ERASE/PROGRAM CYCLING**

EEPROM cycling failures have always concerned users. The high electrical field required by thin oxide EEPROMs for tunneling can literally tear apart the oxide at defect regions. To combat this, some suppliers have implemented redundancy schemes, reducing cycling failures to insignificant levels. However, redundancy requires that cell size be doubled—an expensive solution.

Intel has designed extended cycling capability into its ETOX-II flash memory technology. Resulting improvements in cycling reliability come without increasing memory cell size or complexity. First, an advanced tunnel oxide increases the charge carrying ability ten-fold. Second, the oxide area per cell subjected to the tunneling electric field is one-tenth that of common EEPROMs, minimizing the probability of oxide defects in the region. Finally, the peak electric field during erasure is approximately

2 MV/cm lower than EEPROM. The lower electric field greatly reduces oxide stress and the probability of failure—increasing time to wearout by a factor of 100,000,000.

The 28F010 is specified for a minimum of 10,000 program/erase cycles. The device is programmed and erased using Intel's Quick-Pulse Programming™ and Quick-Erase™ algorithms. Intel's algorithmic approach uses a series of operations (pulses), along with byte verification, to completely and reliably erase and program the device.

For further information, see Reliability Report RR-60.

**QUICK-PULSE PROGRAMMING™ ALGORITHM**

The Quick-Pulse Programming algorithm uses programming operations of 10 μs duration. Each operation is followed by a byte verification to determine when the addressed byte has been successfully programmed. The algorithm allows for up to 25 programming operations per byte, although most bytes verify on the first or second operation. The entire sequence of programming and byte verification is performed with Vpp at high voltage. Figure 4 illustrates the Quick-Pulse Programming algorithm.


**QUICK-ERASE™ ALGORITHM**

Intel's Quick-Erase algorithm yields fast and reliable electrical erasure of memory contents. The algorithm employs a closed-loop flow, similar to the Quick-Pulse Programming™ algorithm, to simultaneously remove charge from all bits in the array.

Erasure begins with a read of memory contents. The 28F010 is erased when shipped from the factory. Reading FFH data from the device would immediately be followed by device programming.

For devices being erased and reprogrammed, uniform and reliable erasure is ensured by first programming all bits in the device to their charged state (Data = 00H). This is accomplished, using the Quick-Pulse Programming algorithm, in approximately two seconds.

Erase execution then continues with an initial erase operation. Erase verification (data = FFH) begins at address 0000H and continues through the array to the last address, or until data other than FFH is encountered. With each erase operation, an increasing number of bytes verify to the erased state. Erase efficiency may be improved by storing the address of the last byte verified in a register. Following the next erase operation, verification starts at that stored address location. Erasure typically occurs in one second. Figure 5 illustrates the Quick-Erase algorithm.




**NOTES:**

1. See D.C. Characteristics for the value of VppH and VppL.
2. Program Verify is only performed after byte programming. A final read/compare may be performed (optional) after the register is written with the Read command.

3. Refer to principles of operation.

**4. CAUTION: The algorithm MUST BE FOLLOWED to ensure proper and reliable operation of the device.**

Figure 4. 28F010 Quick-Pulse Programming™ Algorithm



1. See D.C. Characteristics for the value of VppH and VppL.
2. Erase Verify is performed only after chip-erase. A final read/compare may be performed (optional) after the register is written with the read command.

3. Refer to principles of operation.

**4. CAUTION: The algorithm MUST BE FOLLOWED to ensure proper and reliable operation of the device.**

Figure 5. 28F010 Quick-Erase™ Algorithm

## DESIGN CONSIDERATIONS

### Two-Line Output Control

Flash-memories are often used in larger memory arrays. Intel provides two read-control inputs to accommodate multiple memory connections. Two-line control provides for:

- the lowest possible memory power dissipation and,
- complete assurance that output bus contention will not occur.

To efficiently use these two control inputs, an address-decoder output should drive chip-enable, while the system's read signal controls all flash-memories and other parallel memories. This assures that only enabled memory devices have active outputs, while deselected devices maintain the low power standby condition.

### Power Supply Decoupling

Flash-memory power-switching characteristics require careful device decoupling. System designers are interested in three supply current (I<sub>CC</sub>) issues—standby, active, and transient current peaks produced by falling and rising edges of chip-enable. The capacitive and inductive loads on the device outputs determine the magnitudes of these peaks.

Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1  $\mu$ F ceramic capacitor connected between V<sub>CC</sub> and V<sub>SS</sub>, and between V<sub>PP</sub> and V<sub>SS</sub>.

Place the high-frequency, low-inductance capacitors as close as possible to the devices. Also, for every eight devices, a 4.7  $\mu$ F electrolytic capacitor should be placed at the array's power supply connection, between V<sub>CC</sub> and V<sub>SS</sub>. The bulk capacitor will overcome voltage sumps caused by printed-circuit-board trace inductance, and will supply charge to the smaller capacitors as needed.

### V<sub>PP</sub> Trace on Printed Circuit Boards

Programming flash-memories, while they reside in the target system, requires that the printed circuit board designer pay attention to the V<sub>PP</sub> power supply trace. The V<sub>PP</sub> pin supplies the memory cell current for programming. Use similar trace widths and layout considerations given the V<sub>CC</sub> power bus. Adequate V<sub>PP</sub> supply traces and decoupling will decrease V<sub>PP</sub> voltage spikes and overshoots.

### Power Up/Down Protection

The 28F010 is designed to offer protection against accidental erasure or programming during power transitions. Power supply sequencing is not required. Internal circuitry in the 28F010 ensures that the command register is reset to the read mode on power up.

A system designer must guard against active writes for V<sub>CC</sub> voltages above V<sub>LKO</sub> when V<sub>PP</sub> is active. Since both WE and CE must be low for a command write, driving either to V<sub>IH</sub> will inhibit writes. The control register architecture provides an added level of protection since alteration of memory contents only occurs after successful completion of the two-step command sequences.

## ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature	.....0°C to +70°C(1)
During Read	.....0°C to +70°C
During Erase/Program	.....0°C to +70°C
Temperature Under Bias	.....-10°C to +80°C
Storage Temperature	.....-65°C to +125°C
Voltage on Any Pin with Respect to Ground	.....-2.0V to +7.0V(2)
Voltage on Pin A <sub>9</sub> with Respect to Ground	.....-2.0V to +13.5V(2, 3)
V <sub>PP</sub> Supply Voltage with Respect to Ground	.....-2.0V to +14.0V(2, 3)
During Erase/Program	.....-2.0V to +14.0V(2, 3)
V <sub>CC</sub> Supply Voltage with Respect to Ground	.....-2.0V to +7.0V(2)
Output Short Circuit Current	.....100 mA(4)

### NOTES:

- Operating temperature is for commercial product defined by this specification.
- Minimum D.C. input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods less than 20 ns. Maximum D.C. voltage on output pins is V<sub>CC</sub> + 0.5V, which may overshoot to V<sub>CC</sub> + 2.0V for periods less than 20 ns.
- Maximum D.C. voltage on A<sub>9</sub> or V<sub>PP</sub> may overshoot to +14.0V for periods less than 20 ns.
- Output shorted for no more than one second. No more than one output shorted at a time.

## OPERATING CONDITIONS

Symbol	Parameter	Limits		Unit	Comments
		Min	Max		
T <sub>A</sub>	Operating Temperature	0	70	°C	For Read-Only and Read/Write Operations
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage	4.50	5.50	V	

## D.C. CHARACTERISTICS—TTL/NMOS COMPATIBLE

Symbol	Parameter	Limits		Unit	Test Conditions
		Min	Max		
I <sub>LI</sub>	Input Leakage Current		±1.0	$\mu$ A	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>LO</sub>	Output Leakage Current		±1.0	$\mu$ A	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current		1.0	mA	V <sub>CC</sub> = V <sub>CC</sub> Max CE = V <sub>IH</sub>
I <sub>CC1</sub> (1)	V <sub>CC</sub> Active Read Current		30	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, CE = V <sub>IH</sub> f = 6 MHz, I <sub>OUT</sub> = 0 mA
I <sub>CC2</sub> (1)	V <sub>CC</sub> Programming Current		30	mA	Programming in Progress
I <sub>CC3</sub> (1)	V <sub>CC</sub> Erase Current		30	mA	Erase in Progress
I <sub>PPS</sub>	V <sub>PP</sub> Leakage Current		±1.0	$\mu$ A	V <sub>PP</sub> $\leq$ V <sub>CC</sub>

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.



D.C. CHARACTERISTICS—TTL/NMOS COMPATIBLE (Continued)

Symbol	Parameter	Limits		Unit	Test Conditions
		Min	Max		
I <sub>PP</sub>	V <sub>PP</sub> Read Current or Standby Current		200	μA	V <sub>PP</sub> > V <sub>CC</sub> V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PP2</sub> (2)	V <sub>PP</sub> Programming Current		± 10	mA	V <sub>PP</sub> = V <sub>PPH</sub> Programming in Progress
I <sub>PP3</sub> (2)	V <sub>PP</sub> Erase Current		30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erasure in Progress
V <sub>IL</sub>	Input Low Voltage	-0.5	0.8	V	
V <sub>IH</sub>	Input High Voltage	2.0	V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage		0.45	V	I <sub>OL</sub> = 5.8 mA V <sub>CC</sub> = V <sub>CC Min</sub>
V <sub>OH1</sub>	Output High Voltage	2.4		V	I <sub>OH</sub> = -2.5 mA V <sub>CC</sub> = V <sub>CC Min</sub>
V <sub>ID</sub>	A <sub>9</sub> intelligent Identifier™ Voltage	11.50	13.00	V	A <sub>9</sub> = V <sub>ID</sub>
I <sub>ID</sub>	A <sub>9</sub> intelligent Identifier™ Current		500	μA	
V <sub>PPL</sub>	V <sub>PP</sub> during Read-Only Operations	0.00	6.5	V	NOTE: Erase/Program are inhibited when V <sub>PP</sub> = V <sub>PPL</sub>
V <sub>PPH</sub>	V <sub>PP</sub> during Read/Write Operations	11.40	12.60	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage	2.5		V	

D.C. CHARACTERISTICS—CMOS COMPATIBLE

Symbol	Parameter	Limits		Unit	Test Conditions
		Min	Max		
I <sub>I1</sub>	Input Leakage Current		± 1.0	μA	V <sub>CC</sub> = V <sub>CC Max</sub> V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>O</sub>	Output Leakage Current		± 10	μA	V <sub>CC</sub> = V <sub>CC Max</sub> V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current		100	μA	V <sub>CC</sub> = V <sub>CC Max</sub> CE = V <sub>CC</sub> ± 0.2V
I <sub>CC1</sub> (1)	V <sub>CC</sub> Active Read Current		30	mA	V <sub>CC</sub> = V <sub>CC Max</sub> , CE = V <sub>IL</sub> f = 6 MHz, I <sub>OUT</sub> = 0 mA
I <sub>CC2</sub> (1)	V <sub>CC</sub> Programming Current		30	mA	Programming in Progress
I <sub>CC3</sub> (1)	V <sub>CC</sub> Erase Current		30	mA	Erasure in Progress
I <sub>PPS</sub>	V <sub>PP</sub> Leakage Current		± 10	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>

D.C. CHARACTERISTICS—CMOS COMPATIBLE (Continued)

Symbol	Parameter	Limits		Unit	Test Conditions
		Min	Max		
I <sub>PP1</sub>	V <sub>PP</sub> Read Current or Standby Current		200	μA	V <sub>PP</sub> > V <sub>CC</sub> V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PP2</sub> (2)	V <sub>PP</sub> Programming Current		± 10	mA	V <sub>PP</sub> = V <sub>PPH</sub> Programming in Progress
I <sub>PP3</sub> (2)	V <sub>PP</sub> Erase Current		30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erasure in Progress
V <sub>IL</sub>	Input Low Voltage	-0.5	0.8	V	
V <sub>IH</sub>	Input High Voltage	0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage		0.45	V	I <sub>OL</sub> = 5.8 mA V <sub>CC</sub> = V <sub>CC Min</sub>
V <sub>OH1</sub>	Output High Voltage	0.85 V <sub>CC</sub>		V	I <sub>OH</sub> = -2.5 mA, V <sub>CC</sub> = V <sub>CC Min</sub>
V <sub>OH2</sub>	Output High Voltage	V <sub>CC</sub> - 0.4		V	I <sub>OH</sub> = -100 μA, V <sub>CC</sub> = V <sub>CC Min</sub>
V <sub>ID</sub>	A <sub>9</sub> intelligent Identifier™ Voltage	11.50	13.00	V	A <sub>9</sub> = V <sub>ID</sub>
I <sub>ID</sub>	A <sub>9</sub> intelligent Identifier™ Current		500	μA	
V <sub>PPL</sub>	V <sub>PP</sub> during Read-Only Operations	0.00	6.5	V	NOTE: Erase/Programs are inhibited when V <sub>PP</sub> = V <sub>PPL</sub>
V <sub>PPH</sub>	V <sub>PP</sub> during Read/Write Operations	11.40	12.60	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage	2.5		V	

CAPACITANCE(3) T<sub>A</sub> = 25°C, f = 1.0 MHz

Symbol	Parameter	Limits		Unit	Conditions
		Min	Max		
C <sub>I/N</sub>	Address/Control Capacitance		6	pF	V <sub>IN</sub> = 0V
C <sub>OUT</sub>	Output Capacitance		12	pF	V <sub>OUT</sub> = 0V

NOTES:

1. Active I<sub>CC</sub> current of a typical device is 12 mA with nominal V<sub>CC</sub> at room temperature.
2. Active I<sub>PP</sub> current of a typical device is 10 mA with nominal V<sub>PP</sub> at room temperature.
3. Sampled, not 100% tested.



**A.C. CHARACTERISTICS—Write/Erase/Program Operations(1)**

Versions	Symbol	Characteristic	28F010-120		28F010-150		28F010-200		Unit
			Min	Max	Min	Max	Min	Max	
	tAVAV/tWC	Write Cycle Time	120		150		200		ns
	tAVWL/tAS	Address Set-Up Time	0		0		0		ns
	tWLAX/tAH	Address Hold Time	60		60		75		ns
	tDWWH/tDS	Data Set-Up Time	50		50		50		ns
	tWHDx/tDH	Data Hold Time	10		10		10		ns
	tWHGL	Write Recovery Time before Read	6		6		6		µs
	tGHWL	Read Recovery Time before Write	0		0		0		µs
	tELWL/tCS	Chip Enable Set-Up Time before Write	20		20		20		ns
	tVHEH/tCH	Chip Enable Hold Time	0		0		0		ns
	tWLWH/tVWP	Write Pulse Width(2)	50		50		60		ns
	tVHWL/tVPH	Write Pulse Width High	20		20		20		ns
	tVHWH1	Duration of Programming Operation	10	(3)	10	(3)	10	(3)	µs
	tVHWH2	Duration of Erase Operation	9.5	(3)	9.5	(3)	9.5	(3)	ms
	tVPEL	Vpp Set-Up Time to Chip Enable Low	100		100		100		ns

**NOTES:**


- Read timing characteristics during read/write operations are the same as during read-only operations. Refer to A.C. Characteristics for Read-Only Operations.
- Rise/Fall time  $\leq 10$  ns.
- The integrated watchdog timer terminates the programming/erase operations, thereby eliminating the need for a maximum specification.

**ERASE AND PROGRAMMING PERFORMANCE**


Parameter	Limits						Unit
	28F010-120		28F010-150		28F010-200		
	Min	Typ	Max	Min	Typ	Max	
Chip Erase Time(3)		0.5(1)	10	0.5(1)	10	0.5(1)	30
Chip Program Time(4)		2(1)	24(2)	2(1)	24(2)	2(1)	24(2)
Erase/Program Cycles(5)	10,000	100,000		10,000	100,000	10,000	100,000
							Cycles

**NOTES:**

- 25°C, 12.0V Vpp, 10,000 Cycles.
- Minimum byte programming time excluding system overhead is 16 µsec (10 µsec program + 6 µsec write recovery), while maximum is 400 µsec/byte (16 µsec x 25 loops allowed by algorithm). Max chip programming time is specified lower than the worst case allowed by the programming algorithm since most bytes program significantly faster than the worst case byte.
- Excludes 00H Programming prior to Erasure.
- Excludes System-Level Overhead.
- Refer to RR-60 "ETOX™ Flash Memory Reliability Data Summary" for typical cycling data and failure rate calculations.



**Figure 7. 28F010 Typical Programming Time vs. Temperature**



**Figure 8. 28F010 Typical Programming Time vs. Vpp Voltage**









# DOMESTIC SALES OFFICES

- ALABAMA**
  - Intel Corp.
    - 801 Lee Farm Corporate Park
    - Huntsville 35895
    - Tel: (256) 865-4010
    - FAX: (256) 867-2040
- ARIZONA**
  - Intel Corp.
    - 11225 N. 28th Dr.
    - Phoenix 85028
    - Tel: (602) 969-4860
    - FAX: (602) 969-4254
- FLORIDA**
  - Intel Corp.
    - 1551 West 19th Street
    - Homestead 33050
    - Tel: (305) 851-8665
    - FAX: (305) 851-8665
  - Intel Corp.
    - 3750 Corporate Park Dr.
    - Suite 100
    - Orlando 32822
    - Tel: (407) 544-0227
    - FAX: (407) 544-0222
- CALIFORNIA**
  - Intel Corp.
    - 21504 4th Street North
    - Suite 118
    - San Diego 92131
    - Tel: (619) 577-8413
    - FAX: (619) 574-8200
  - Intel Corp.
    - 1000 Corporate Center
    - Suite 200
    - San Jose 95128
    - Tel: (408) 440-0511
    - FAX: (408) 440-0511
- CONNECTICUT**
  - Intel Corp.
    - 801 Lee Farm Corporate Park
    - Denbury 06810
    - Tel: (203) 779-4339
    - FAX: (203) 779-4339
- MASSACHUSETTS**
  - Intel Corp.
    - Wavered Corp. Center
    - 155 Cambridge Road
    - Weymouth 01986
    - Tel: (617) 931-8574
    - FAX: (617) 931-8574
- MICHIGAN**
  - Intel Corp.
    - 7071 Orchard Lake Road
    - West Bloomfield 48322
    - Tel: (313) 651-8996
    - FAX: (313) 651-8970
- MINNESOTA**
  - Intel Corp.
    - 3000 Hennepin Ave.
    - Suite 100
    - Minneapolis 55412
    - Tel: (612) 427-9288
    - FAX: (612) 427-9288
- MISSOURI**
  - Intel Corp.
    - 4205 Eighth City Expressway
    - St. Louis 63114
    - Tel: (314) 291-1990
    - FAX: (314) 281-1341
- NEW JERSEY**
  - Intel Corp.
    - 1 Sierra Gate Plaza
    - Suite 500
    - San Jose 95128
    - Tel: (408) 440-0511
    - FAX: (408) 440-0511
- ILLINOIS**
  - Intel Corp.
    - 20 Technology Parkway, N.W.
    - Elmhurst 60120
    - Tel: (708) 535-9442
    - FAX: (708) 535-9442
- INDIANA**
  - Intel Corp.
    - 1000 Corporate Center
    - Suite 200
    - San Jose 95128
    - Tel: (408) 440-0511
    - FAX: (408) 440-0511
- IOWA**
  - Intel Corp.
    - 3000 Hennepin Ave.
    - Suite 100
    - Minneapolis 55412
    - Tel: (612) 427-9288
    - FAX: (612) 427-9288
- KANSAS**
  - Intel Corp.
    - 801 Lee Farm Corporate Park
    - Denbury 06810
    - Tel: (203) 779-4339
    - FAX: (203) 779-4339
- COLORADO**
  - Intel Corp.
    - 4445 Northpark Drive
    - Suite 100
    - Denver 80222
    - Tel: (303) 755-8907
    - FAX: (303) 755-8970
- MARYLAND**
  - Intel Corp.
    - 801 Lee Farm Corporate Park
    - Denbury 06810
    - Tel: (203) 779-4339
    - FAX: (203) 779-4339
- MASSACHUSETTS**
  - Intel Corp.
    - Wavered Corp. Center
    - 155 Cambridge Road
    - Weymouth 01986
    - Tel: (617) 931-8574
    - FAX: (617) 931-8574
- NEW HAMPSHIRE**
  - Intel Corp.
    - 7071 Orchard Lake Road
    - West Bloomfield 48322
    - Tel: (313) 651-8996
    - FAX: (313) 651-8970
- NEW YORK**
  - Intel Corp.
    - 400 N. Tullin Avenue
    - Suite 120
    - Indianapolis 46208
    - Tel: (317) 855-9442
    - FAX: (317) 855-9442
- OHIO**
  - Intel Corp.
    - 3750 Corporate Park Dr.
    - Suite 100
    - Orlando 32822
    - Tel: (407) 544-0227
    - FAX: (407) 544-0222
- OKLAHOMA**
  - Intel Corp.
    - 14 (215) 444-2726
    - Tulsa 74116
    - Tel: (918) 444-2726
    - FAX: (918) 444-2726
- OREGON**
  - Intel Corp.
    - 15254 N.W. Greenbrier Parkway
    - Beverlyton 97005
    - Tel: (503) 642-8051
    - FAX: (503) 642-8161
- PENNSYLVANIA**
  - Intel Corp.
    - 455 Pennsylvania Avenue
    - Suite 229
    - Scranton 18504
    - Tel: (717) 851-1000
    - FAX: (717) 851-1000
- TEXAS**
  - Intel Corp.
    - 801 Lee Farm Corporate Park
    - Denbury 06810
    - Tel: (203) 779-4339
    - FAX: (203) 779-4339
- UTAH**
  - Intel Corp.
    - 4281 Corporate Center
    - Suite 104
    - Huntsville 35895
    - Tel: (256) 851-8665
    - FAX: (256) 851-8665
- VIRGINIA**
  - Intel Corp.
    - 1175 Bordeaux Drive
    - Sunnyvale 94086
    - Tel: (415) 951-1625
    - FAX: (415) 951-1625
- WASHINGTON**
  - Intel Corp.
    - 12000 Corporate Park Dr.
    - Suite 100
    - Orlando 32822
    - Tel: (407) 544-0227
    - FAX: (407) 544-0222
- WISCONSIN**
  - Intel Corp.
    - 15254 N.W. Greenbrier Parkway
    - Beverlyton 97005
    - Tel: (503) 642-8051
    - FAX: (503) 642-8161
- CANADA**
  - Intel Corp.
    - 15254 N.W. Greenbrier Parkway
    - Beverlyton 97005
    - Tel: (503) 642-8051
    - FAX: (503) 642-8161
- BRITISH COLUMBIA**
  - Intel Corp.
    - 15254 N.W. Greenbrier Parkway
    - Beverlyton 97005
    - Tel: (503) 642-8051
    - FAX: (503) 642-8161
- ONTARIO**
  - Intel Corp.
    - 15254 N.W. Greenbrier Parkway
    - Beverlyton 97005
    - Tel: (503) 642-8051
    - FAX: (503) 642-8161
- QUEBEC**
  - Intel Corp.
    - 15254 N.W. Greenbrier Parkway
    - Beverlyton 97005
    - Tel: (503) 642-8051
    - FAX: (503) 642-8161

1 Sales and Service Office  
\* Field Application Location

CGISALE011890

Microcomputer System Technical Distributor Center



# DOMESTIC DISTRIBUTORS

- ALABAMA**
  - Hammond/Avnet Electronics
    - 10953 W. Washington Blvd
    - Commerce Drive
    - Prichard 36913
    - Tel: (205) 877-2800
    - FAX: (205) 877-2834
- ARIZONA**
  - Hammond/Avnet Electronics
    - 13510 West 19th Street
    - Homestead 33050
    - Tel: (305) 851-8665
    - FAX: (305) 851-8665
- FLORIDA**
  - Hammond/Avnet Electronics
    - 3750 Corporate Park Dr.
    - Suite 100
    - Orlando 32822
    - Tel: (407) 544-0227
    - FAX: (407) 544-0222
- CALIFORNIA**
  - Hammond/Avnet Electronics
    - 21504 4th Street North
    - Suite 118
    - San Diego 92131
    - Tel: (619) 577-8413
    - FAX: (619) 574-8200
- CONNECTICUT**
  - Hammond/Avnet Electronics
    - 801 Lee Farm Corporate Park
    - Denbury 06810
    - Tel: (203) 779-4339
    - FAX: (203) 779-4339
- MASSACHUSETTS**
  - Hammond/Avnet Electronics
    - Wavered Corp. Center
    - 155 Cambridge Road
    - Weymouth 01986
    - Tel: (617) 931-8574
    - FAX: (617) 931-8574
- NEW HAMPSHIRE**
  - Hammond/Avnet Electronics
    - 7071 Orchard Lake Road
    - West Bloomfield 48322
    - Tel: (313) 651-8996
    - FAX: (313) 651-8970
- NEW YORK**
  - Hammond/Avnet Electronics
    - 400 N. Tullin Avenue
    - Suite 120
    - Indianapolis 46208
    - Tel: (317) 855-9442
    - FAX: (317) 855-9442
- OHIO**
  - Hammond/Avnet Electronics
    - 3750 Corporate Park Dr.
    - Suite 100
    - Orlando 32822
    - Tel: (407) 544-0227
    - FAX: (407) 544-0222
- OKLAHOMA**
  - Hammond/Avnet Electronics
    - 14 (215) 444-2726
    - Tulsa 74116
    - Tel: (918) 444-2726
    - FAX: (918) 444-2726
- OREGON**
  - Hammond/Avnet Electronics
    - 15254 N.W. Greenbrier Parkway
    - Beverlyton 97005
    - Tel: (503) 642-8051
    - FAX: (503) 642-8161
- PENNSYLVANIA**
  - Hammond/Avnet Electronics
    - 455 Pennsylvania Avenue
    - Suite 229
    - Scranton 18504
    - Tel: (717) 851-1000
    - FAX: (717) 851-1000
- TEXAS**
  - Hammond/Avnet Electronics
    - 801 Lee Farm Corporate Park
    - Denbury 06810
    - Tel: (203) 779-4339
    - FAX: (203) 779-4339
- UTAH**
  - Hammond/Avnet Electronics
    - 4281 Corporate Center
    - Suite 104
    - Huntsville 35895
    - Tel: (256) 851-8665
    - FAX: (256) 851-8665
- VIRGINIA**
  - Hammond/Avnet Electronics
    - 1175 Bordeaux Drive
    - Sunnyvale 94086
    - Tel: (415) 951-1625
    - FAX: (415) 951-1625
- WASHINGTON**
  - Hammond/Avnet Electronics
    - 12000 Corporate Park Dr.
    - Suite 100
    - Orlando 32822
    - Tel: (407) 544-0227
    - FAX: (407) 544-0222
- WISCONSIN**
  - Hammond/Avnet Electronics
    - 15254 N.W. Greenbrier Parkway
    - Beverlyton 97005
    - Tel: (503) 642-8051
    - FAX: (503) 642-8161
- CANADA**
  - Hammond/Avnet Electronics
    - 15254 N.W. Greenbrier Parkway
    - Beverlyton 97005
    - Tel: (503) 642-8051
    - FAX: (503) 642-8161
- BRITISH COLUMBIA**
  - Hammond/Avnet Electronics
    - 15254 N.W. Greenbrier Parkway
    - Beverlyton 97005
    - Tel: (503) 642-8051
    - FAX: (503) 642-8161
- ONTARIO**
  - Hammond/Avnet Electronics
    - 15254 N.W. Greenbrier Parkway
    - Beverlyton 97005
    - Tel: (503) 642-8051
    - FAX: (503) 642-8161
- QUEBEC**
  - Hammond/Avnet Electronics
    - 15254 N.W. Greenbrier Parkway
    - Beverlyton 97005
    - Tel: (503) 642-8051
    - FAX: (503) 642-8161

1 Sales and Service Office  
\* Field Application Location