Goodard v. Google, Inc.

## **EXHIBIT G**

Dockets.Justia.com

### US005248893A

[11] Patent Number:

[45] Date of Patent:

### United States Patent [19] Sakamoto

- [54] INSULATED GATE FIELD EFFECT DEVICE WITH A SMOOTHLY CURVED DEPLETION BOUNDARY IN THE VICINITY OF THE CHANNEL-FREE ZONE
- [75] Inventor: Shinichi Sakamoto, Atsugi, Japan
- [73] Assignee: Advanced Micro Devices, Inc.,
- Sunnyvale, Calif. [21] Appl. No.: 593
- [22] Filed: Jan. 5, 1993
  - Related U.S. Application Data
- [63] Continuation of Ser. No. 660,522, Feb. 25, 1991, aban-
- doned
- Foreign Application Priority Data [30] Feb. 26, 1990 [JP] Japan ...... 2-47100 [51] Int. Cl.5 ...... H01L 29/76; H01L 29/94

[52]	U.S. Cl	
[58]	Field of Search	
		257/288, 409

### References Cited U.C. DATENT DOCUMENTS

[56]

0.5. TATENT DOCOMENTS				
3,675,313	7/1972	Driver et al	357/23.	
4,536,782	8/1985	Brown	357/23.	
4,835,584	5/1989	Lancaster	357/23.	
4,965,219	10/1990	Cerofolini	357/23.	

### FOREIGN PATENT DOCUMENTS

0354449	-2/1990	European Pat. Off	357/23.1
52-15274	2/1977	Japan	357/23.1
53-032681	3/1978	Japan	
54-23478	2/1979		
54-146584	11/1979	Japan	357/23.1
58-202560	11/1983	Japan	357/23.1
60-214570	10/1985	Japan	357/23.1
61-292373	12/1986	Japan	357/23.1

63-73665 4/1988 Japan 357/23.1 357/23.1 63-153861 6/1988 Japan . 63-300565 12/1988 Japan 1-067966 3/1989 Japan . 357/23.1

5,248,893

Sep. 28, 1993

### OTHER PUBLICATIONS

IEEE Transactions on Electron Devices, vol. ED-30, No. 6, Jun. 1983, pp. 681-686, Fiji Takeda et al.: "New Grooved-Gate MOSFET with Drain Separated from Channel Implanted Region".

Primary Examiner-Rolf Hille Assistant Examiner-Steven Loke

[57]


Attorney, Agent, or Firm-Fliesler, Dubb, Meyer & Lovejoy

### ABSTRACT

An apparatus and method for forming an insulated gate field effect device including a first conductivity-type semiconductor substrate having a concave with a curved surface formed on the main surface, an insulating film formed on the major surface including the concave, a first and second impurity regions of a second conductivity-type formed in the vicinity of the main surface at one side and the other side of the concave, respectively, and a conductive layer formed on the channel region which is formed along the concave between the first and second impurity regions with the insulating film interposed therebetween. The method includes forming a concave with the curve surface on the main surface of a semiconductor substrate; forming an insulating film on the main surface, forming a conductive layer above the concave with an insulating film interposed therebetween; forming a first and second impurity regions of a second conductivity type in the vicinity of the main surface at one side and the other side of the concave.


14 Claims, 5 Drawing Sheets

## Sakamoto **U.S.** Patent No. 5,248,893



## Sakamoto: '893 Patent The Goal: Smaller Transistors

Designers seek to make smaller transistors. When they shrink them, the distance between the source and the drain shrinks, and so does the channel and the channelfree length.




# Sakamoto: '893 Patent The Goal: Smaller Transistors


When the channel-free length gets too small:

1) current can flow when it should not;

2) current can escape from the channel region into other parts of the transistor. This causes the transistor to degrade to the point that it stops functioning.



### Sakamoto: '893 Patent Invention



### Sakamoto: '893 Patent

Using a curved, recessed gate to create a longer channel without increasing the size of the transistor.

