

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28

IN THE UNITED STATES DISTRICT COURT  
FOR THE NORTHERN DISTRICT OF CALIFORNIA  
SAN FRANCISCO DIVISION

U.S. Ethernet Innovations, LLC,  
Plaintiff,

NO. C 10-03724 JW  
NO. C 10-05254 JW  
NO. C 10-03481 JW

v.

**SECOND CLAIM CONSTRUCTION  
ORDER**

Acer, Inc., et al.,

\_\_\_\_\_  
AT&T, Inc., et al.,

Defendants.  
\_\_\_\_\_

Zions Bancorporation, et al.,  
Plaintiffs,

v.

U.S. Ethernet Innovations, LLC,  
Defendant.  
\_\_\_\_\_

**I. INTRODUCTION**

On January 31, 2012, the Court issued its First Claim Construction Order<sup>1</sup> construing the disputed terms from the Patents-in-Suit<sup>2</sup> that the parties identified as significant to resolving these

<sup>1</sup> (Docket Item No. 586 in No. C 10-03724 JW.)

<sup>2</sup> The Patents-in-Suit are: U.S. Patent Nos. 5,307,459 (the “459 Patent”); 4,434,872 (the “872 Patent”); 5,732,094 (the “094 Patent”); and 5,299,313 (the “313 Patent”) (collectively, the “Patents-in-Suit”).

1 related cases. In its First Claim Construction Order, the Court directed the parties to file  
2 simultaneous supplemental briefs addressing certain terms that were not construed.

3 On May 3, 2012, the Court conducted its second Markman hearing. The parties have  
4 tendered for construction three terms relating to the word “task,” six means-plus-function terms and  
5 ten terms relating to the word “logic.” For continuity, the Court groups the terms in three categories  
6 and addresses them in order.

7 **II. DISCUSSION**

8 **A. Limitations that Use the Word “Task”**

9 Claim 1 of the ‘094 Patent claims:<sup>3</sup>

10 A method for transmitting a frame of data from a host system through a  
11 network interface device to a network, comprising:  
12 executing a frame transfer **task** initiated in the host system to transfer  
13 a frame to a buffer memory in the network interface device; and  
14 executing a frame transmission **task** in the network interface device to  
15 initiate transmission of the frame from the buffer memory to the network in  
16 parallel with the frame transfer **task** before the frame is completely  
17 transferred to the buffer memory.

18 Claim 39 of the ‘094 Patent claims:

19 A method for transmitting a frame of data from a host system through a network  
20 interface device to a network, comprising:  
21 initiating a frame transfer **task** in the host system to transfer a frame to a  
22 buffer memory in the network interface device;  
23 monitoring the frame transfer **task** in the network interface device; and  
24 executing a medium access **task** in the network interface device to initiate  
25 access to the network, and upon access transmitting the frame from the buffer  
26 memory to the network in parallel with the frame transfer **task** before the frame is  
27 completely transferred to the buffer memory.

28 **1. “task”**

The word “task” is a broad term, generally understood to mean any undertaking or piece of  
work.<sup>4</sup> In its First Claim Construction Order, the Court found that the inventors’ failure to define or  
discuss in the words and phrases that include the word “task” arguably rendered the Claims invalid.

---

<sup>3</sup> Unless otherwise indicated, all bold typeface is added by the Court for emphasis.

<sup>4</sup> See, e.g., WEBSTER’S NEW TWENTIETH CENTURY DICTIONARY 1867 (2d ed. 1983).

1 (See First Claim Construction Order at 19-20.) In their supplemental briefing, the parties request  
2 that the Court reconsider this finding.

3 In a section entitled, “Description of the Related Art,” the inventors state:

4 Data communications systems are often based on the transmission of packets or frames of  
5 data that are composed by a sender. The packets or frames of data are designed to be  
6 compatible with the network protocol involved with the communications system. Thus, the  
7 sending system must compose the frames of data according to the network protocol prior to  
8 initiation of transmission of data. Often, a sending system will wait for acknowledgment  
9 [sic] that a frame of data sent to a network adapter has been transmitted prior to **performing**  
10 **a subsequent task**, such as composing a second frame of data to be transmitted.  
11 \* \* \*

12 Although transmit data buffers enable a sending system to compose and download a  
13 frame into the transmit data buffer, that then **attend to other tasks** while the network  
14 adapter attempts to transmit the frame, it suffers the disadvantage that transmission of  
15 a frame is delayed until the entire frame has been downloaded into the buffer. Thus  
16 transmit data buffer type systems improve host system efficiency at the expense of  
17 network throughput. Operations which are communication intensive suffer a  
18 performance downgrade.

19 (‘094 Patent, Col. 1:23-59.)

20 Upon reconsideration, the Court finds that a person of ordinary skill in the art would  
21 understand that the inventors use the word “task” to mean:

22 **A process<sup>5</sup> that a sending system or an interface between the sending system and**  
23 **a network performs to compose or operate on a frame of data.**

24 The Court turns to the particular “tasks” disclosed in the Claims of the ‘094 Patent.

25 **2. “frame transfer task”**

26 Claim 1 of the ‘094 Patent claims:

27 A method for transmitting a frame of data from a host system through a  
28 network interface device to a network, comprising:  
executing a **frame transfer task** initiated in the host system to transfer  
a frame to a buffer memory in the network interface device . . .

The phrase “frame transfer task” is not expressly defined in Claim 1, nor is it specifically  
discussed in the written description. However, Claim 1 recites limitations on a “frame transfer  
task.” According to the Claim, the “frame transfer task” must be initiated “in the host system.” In

---

<sup>5</sup> In each of the “task” phrases discussed below, the Court does not reach the issue of whether the lack of disclosure of what “process” qualifies as a “task” affects the validity of the Claim under the enablement requirement.

1 addition, the “frame transfer task” must be performed to carry out a specific function, namely, “to  
2 transfer a frame to a buffer memory.”

3 In the written description, the inventors discuss an embodiment as follows:

4 In operation, the host computer composes a frame of data to be transmitted on the  
5 network medium 42. The host computer 30 then identifies that frame through the  
6 host interface 31. The host interface coupled with the identifiers of the frame move  
7 data from the host computer 30 into the buffer 34 according to the description of the  
8 frame. The threshold logic 36 monitors the transfer of data into the buffer 34.

9 (‘094 Patent, Col. 4:52-59.)

10 During the prosecution of what was allowed as Claim 1, the inventors discussed the phrase  
11 “frame transfer task.”<sup>6</sup> In response to the Examiner’s request for clarification, the inventors wrote:  
12 “the frame transfer task includes composing an identifier for the frame to be transferred in the host,  
13 loading the identifier in the network adapter, and then in response to the identifier, using resources  
14 on the adapter card to control movement of the data into the buffer memory.”<sup>7</sup> The process of  
15 “composing an identifier for the frame,” “loading the identifier in the network adapter,” and  
16 controlling “movement of the data into the buffer memory” are consistent with the Court’s general  
17 definition of a “task.” Further, the Court does not find that the tasks enumerated for the Examiner  
18 are exclusive.

19 Accordingly, the Court construes the phrase “frame transfer task” to mean:

20 **A process initiated by the host system to compose a frame of data or to perform  
21 other operations on or with respect to the frame in order to transfer the frame to  
22 the buffer memory in the network interface device.**

23 **3. “frame transmission task”**

24 Claim 1 of the ‘094 Patent claims:

25 A method for transmitting a frame of data from a host system through a  
26 network interface device to a network, comprising:  
27

---

28 <sup>6</sup> The Court considers the prosecution history, insofar as the Federal Circuit has instructed  
that courts, when doing claim construction, “should also consider the patent’s prosecution history, if  
it is in evidence.” See, e.g., Phillips v. AWH Corp., 415 F.3d 1303, 1317 (Fed. Cir. 2005) (citations  
omitted).

<sup>7</sup> Response to Office Action dated April 7, 1997 at 5.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28

executing a frame transfer task initiated in the host system to transfer a frame to a buffer memory in the network interface device; and executing a **frame transmission task** in the network interface device to initiate transmission of the frame from the buffer memory to the network in parallel with the frame transfer task before the frame is completely transferred to the buffer memory.

As is the case with “frame transfer task,” the phrase “frame transmission task” is not expressly defined in the claim, nor is it specifically discussed in the written description.

According to the claim language, a “frame transmission task” must be performed “in” the network interface device. It must be performed for a specific function, namely, “to initiate transmission of the frame from the buffer memory to the network in parallel with the frame transfer task.”<sup>8</sup> Finally, the task must be performed in a specific sequence: “before the frame is completely transferred to the buffer memory.” For convenience, the Court will refer to this sequence as “early transmission.”

Although they are not specifically called “tasks,” the written description describes processes that can be taken **in** the network interface device to **initiate early transmission**. For example, “processing a transmit descriptor”:

According to another aspect of the present invention, the transmit buffer includes a transmit descriptor ring, and a transmit data buffer. The host system composes a frame by storing a transmit descriptor in the adapter managed transmit descriptor ring. The transmit descriptor may remain resident in the transmit descriptor ring for some time prior to an initiation of the data by the adapter, because of other transmit descriptors being processed ahead of a current descriptor, or other reasons. When the adapter begins **processing of a transit descriptor**, it **retrieves immediate data** from the descriptor itself, and **begins a download process** into the transmit data buffer of data identified in the descriptor. The threshold logic **determines the amount of immediate data** from the descriptor, and **monitors the downloading of data** of the frame into the download area. **When the combination meets the threshold, then actual transmission of the frame is initiated.** Thus, transmission of a frame may be initiated before the complete frame has been downloaded into the download area.

(‘094 Patent, Col. 2:28-46.)

---

<sup>8</sup> The Court maintains the conclusion reached in its First Claim Construction Order that because the limitation recites that the step is performed “to initiate transmission of the frame from the buffer memory,” the task itself must be completed or at least started before the transmission is begun.

1 The “frame transmission task” limitation is further limited in dependent Claims 2, 3 and 4.  
2 The protocols and conditions disclosed in these dependent Claims are consistent with pre-  
3 transmission tasks performed on a frame.<sup>9</sup>

4 Accordingly, the Court construes the phrase “frame transmission task” to mean:

5 **A process that is performed in the network interface device that initiates**  
6 **transmission of the frame from the buffer memory to the network in parallel**  
7 **with a frame transfer task and before the frame is completely transferred to the**  
8 **buffer memory.**

9 **4. “medium access task”**

10 Claim 39 of the ‘094 Patent claims:

11 A method for transmitting a frame of data from a host system through a network  
12 interface device to a network, comprising:  
13 initiating a frame transfer task in the host system to transfer a frame to a  
14 buffer memory in the network interface device;  
15 monitoring the frame transfer task in the network interface device; and  
16 executing a **medium access task** in the network interface device to initiate  
17 access to the network, and upon access transmitting the frame from the buffer  
18 memory to the network in parallel with the frame transfer task before the frame is  
19 completely transferred to the buffer memory.

20 Like the other two “task” phrases, the phrase “medium access task” is not expressly defined  
21 in Claim 1 and is not specifically discussed in the written description.

22 In the written description, the inventors discuss Figure 2, which is a functional block  
23 diagram. Figure 2 contains a block labeled “Network Medium”:

24 FIG 2 illustrates the functional components of the early transmit system according to  
25 the present invention.

26 \* \* \*

27 The threshold logic makes the threshold determination and generates a signal as  
28 indicated by line 38 to transmit logic 39 including, for instance, **media access**  
29 **control MAC logic** 31.

30 \* \* \*

31 In operation, the host computer composes a frame of data to be transmitted on the  
32 **network medium** 42. The host computer 30 then identifies that frame through the  
33 host interface 31. The host interface coupled with the identifiers of the frame move  
34 data from the host computer 30 into the buffer 34 according to the description of the  
35 frame. The threshold logic 36 monitors the transfer of data into the buffer 34. The  
36 threshold logic 36 monitors the transfer of data into the buffer 34, then the transmit

---

37 <sup>9</sup> A dependent claim to Claim 1 must perform the function “to initiate [early] transmission.”  
38 The Court leaves for later consideration the question of whether the dependent claims disclose tasks  
39 that “initiate” early transmission.

1 logic 39 is instructed to begin transmission of the frame. The transmit logic 39 then  
2 begins retrieving data from buffer 34 to support transmission of the frame on the  
**medium 42.**

3 ('094 Patent, Col. 4:16-59.)

4 A person of ordinary skill in the art would understand that the inventors use the word  
5 “medium” to refer to the carrier used by the network for transmitting data.

6 Further, the language of Claim 39 recites that the “medium access task” must be executed in  
7 the network interface device and for a particular function, namely, “to initiate access to the  
8 network.”<sup>10</sup>

9 Accordingly, the Court construes the phrase “medium access task” to mean:

10 **A process that is performed in the network interface device that initiates access  
11 to the network based on the particular carrier medium or media of the network.**

12 **B. Means-Plus-Function Terms**

13 The parties submit for construction six limitations that use a “means-plus-function” format.  
14 The parties agree that these limitations are to be governed by 35 U.S.C. § 112 ¶ 6, but they disagree  
15 as to the corresponding structures.

16 “[S]tructure disclosed in the specification is ‘corresponding’ structure only if the  
17 specification or prosecution history clearly links or associates that structure to the function recited in  
18 the claim.” B. Braun Med., Inc. v. Abbott Labs., 124 F.3d 1419, 1424 (Fed. Cir. 1997). In other  
19 words, the structure must be necessary to perform the claimed function. See Northrop Grumman  
20 Corp. v. Intel Corp., 325 F.3d 1346, 1352 (Fed. Cir. 2003). The relevant structure is that which  
21 corresponds to the recited function. See Chiuminatta Concrete Concepts, Inc. v. Cardinal Indus.,  
22 Inc., 145 F.3d 1303, 1308-09 (Fed. Cir. 1998). Because the corresponding structure and its  
23 equivalent is limiting, any corresponding structure disclosed in the specification should be clearly  
24 identified. See Kahn v. General Motors Corp., 135 F.3d 1472, 1476 (Fed. Cir. 1998). However, the

---

25 <sup>10</sup> The remainder of the language of Claim 39 recites a “task” that must also be performed in  
26 the network interface device, namely, “upon access transmitting the frame from the buffer memory  
27 to the network in parallel with the frame transfer task before the frame is completely transferred to  
28 the buffer memory.” However, because the task is performed “upon access,” it is not a task that  
“initiates access” and is thus not a “medium access task.”

1 written description need not explicitly describe the corresponding structure. See Atmel Corp. v.  
2 Info. Storage Devices, Inc., 198 F.3d 1374, 1381-82 (Fed. Cir. 1999). If the written description  
3 contains an implicit description that a person of ordinary skill in the art would recognize as  
4 performing the recited function, the statutory requirement is satisfied. Id.

5 **1. “means for comparing the counter to the threshold value in the alterable storage**  
6 **location and generating an indication signal to the host processor responsive to a**  
7 **comparison of the counter and the alterable storage location”**

8 Claim 1 of the ‘459 Patent claims:

9 An apparatus for transferring a data frame between a network  
10 transceiver, coupled with a network, and a host system which includes  
11 a host processor and host memory, the apparatus generating an  
12 indication signal to the host processor responsive to the transfer of the  
13 data frame, with the host processor responding to the indication signal  
14 after a period of time, comprising:

- 15 a buffer memory for storing the data frame;
- 16 network interface logic for transferring the data frame between the network  
17 transceiver and the buffer memory;
- 18 host interface logic for transferring the data frame between the host system  
19 and the buffer memory;
- 20 threshold logic for allowing the period of time for the host processor to  
21 respond to the indication signal to occur during the transferring of the data frame,  
22 wherein the threshold logic includes,
  - 23 a counter, coupled to the buffer memory, for counting the amount of  
24 data transferred to or from the buffer memory;
  - 25 an alterable storage location containing a threshold value; and  
26 **means for comparing the counter to the threshold value in the**  
27 **alterable storage location and generating an indication signal to the host**  
28 **processor responsive to a comparison of the counter and the alterable**  
**storage location.**

29 The “means for comparing” has two functions: (1) “comparing the counter to the threshold  
30 value in the alterable storage location”; and (2) “generating an indication signal to the host  
31 processor.” When dual functions must be performed by the “means,” the patent document must  
32 disclose either a single structure that performs both functions or multiple structures, each of which  
33 performs one of the functions, but the multiple structures reasonably may be grouped together as  
34 subcomponents of a larger component that performs both functions. See, e.g., Cardiac Pacemakers,  
35 Inc. v. St. Jude Med., Inc., No. IP 96-1718-C H/G, 2000 WL 1902191, at \*3 (S.D. Ind. Dec. 19,



1 2000). Ungrouped individual components of an apparatus, each of which performs only one of the  
2 functions, are not corresponding structure of a means that has dual functions.<sup>11</sup> Id.

3 As a preliminary matter, the Court observes that while the literal language of Claim 1 refers  
4 to the function as being “for comparing the **counter** to the threshold value in the alterable storage  
5 location,” the Court finds that the inventors meant “for comparing **the value generated by the**  
6 **counter** to the threshold value in the alterable storage location.” Correspondingly, although the  
7 Claim recites as a second function “generating an indication signal to the host processor responsive  
8 to a comparison **of the counter and the alterable storage location**,” the Court finds that the  
9 inventors meant “for generating an indication signal to the host processor responsive to a  
10 comparison of **the value generated by** the counter and **the value in the** alterable storage location.”

11 **a. “the counter”**

12 Since both functions operate on a value generated by “the counter,” the Court construes what  
13 the inventors meant by “the counter.”

14 An antecedent limitation of Claim 1 recites: “a counter coupled to the buffer memory, for  
15 counting the amount of data transferred to or from the buffer memory.” Thus, in order to serve as a  
16 “counter” on which the “means” operates, the counter must be a mechanism for counting the amount  
17 of data transferred to or from the buffer memory. The written description discloses at least two  
18 types of devices that “count” data:

19 **b. “look-ahead threshold logic”**

20 FIG. 12a graphically show when in the reception of the data frame the look-ahead  
21 threshold logic will generate an early receive indication. As can be seen from FIG.  
22 12a, **look-ahead threshold logic determines how many bytes of frame has been**  
23 **received** before generating an early receive indication. The look-ahead threshold

---

24  
25 <sup>11</sup> For example, if one individual component performs one of the dual functions and outputs a  
26 signal to another individual component that performs the other function, this does not necessarily  
27 mean that the two components reasonably may be grouped. However, if the two individual  
28 components may reasonably be grouped as subcomponents on a larger individual component, the  
larger component may serve as a corresponding structure because it would be capable of performing  
both functions.

1 logic contains an alterable storage location containing the look-ahead threshold number of  
2 bytes to be received before generating the early indication signal.

3 ('459 Patent, Col. 29:59-67.)

4 **c. "length-left threshold logic"**

5 Alternatively, the length-left threshold logic will generate an early indication signal  
6 to the host depending upon how many bytes of the data frame remains [sic] to be  
7 received. FIG. 12b graphically shows the relationship of the generation of the receive  
8 complete signal relative to the reception of a data frame. While the look-ahead  
9 threshold logic can be implemented by counting the number of bytes received in the  
10 data frame and comparing it to a look-ahead threshold value, the length-left threshold  
11 logic is more complex because the length of the data frame must be defined before  
12 making comparisons to a threshold value. **The length-left threshold logic must  
13 determine the length of the data frame in order to determine if the length-left  
14 threshold value has been reached** on a real time basis for each data frame received.

15 ('459 Patent, Col. 30:10-26.)

16 Although both types of logic count data, at this point the Court finds that only the look-ahead  
17 threshold logic performs the function of counting the amount of data transferred.<sup>12</sup>

18 **d. "for comparing [the value generated by] the counter to the  
19 threshold value in the alterable storage location"**

20 Having determined the "counter" on which the means must operate, the Court proceeds to  
21 determine what structure or structures, if any, perform the function of comparing the value generated  
22 by the counter to the threshold value in the alterable storage location. The written description and  
23 the drawings contain multiple references to a functional components called a "comparator." The  
24 Court finds that the block labeled 224 in Fig. 14 and 318 in Fig. 21 performs the function of  
25 comparing the first recited function.

---

26 <sup>12</sup> For example, Fig. 23 shows a comparator 341 that performs a comparison between a  
27 "BYTES REMAIN" value and one of two threshold values, depending on whether the network  
28 adapter is still receiving the frame that is being transferred. ('459 Patent, Col. 37:59-38:8.) The  
"BYTES REMAIN" value, as its name implies, represents the amount of data remaining to be  
transferred, rather than "the amount of data transferred." The Court invites the parties to submit  
supplemental briefing with respect to whether any of these devices, some of which determine data  
*remaining* to be transferred, perform the function of counting the amount of data *transferred* to or  
from buffer memory.

1 e. **“for generating an indication signal to the host processor**  
2 **responsive to a comparison of [the value generated by] the**  
3 **counter and [the value in] the alterable storage location”**

4 The second function that must be performed by the “means” is “generating an indication  
5 signal.” Neither of the structures found above by the Court that perform the “comparing” function  
6 can perform the “generating an indication signal” function.

7 The Court finds that the functional components labeled “Interrupt Controller 60” shown in  
8 Fig. 4, together with “Early Rcv Control 225” in Fig. 14, perform the “generating an indication  
9 signal” function. However, these components cannot perform the “comparing” function. Thus,  
10 there is no single structure that is capable of performing the dual functions of the “means.” In  
11 addition, the Court’s attention has not been drawn to any intrinsic evidence that would lead the  
12 Court to find that a person of ordinary skill in the art would group these individual functional  
13 components into a single component.

14 Consequently, the Court declines to further construe Claim 1 of the ‘459 Patent and  
15 concludes that the lack of corresponding structure for the subject limitation renders Claim 1 arguably  
16 invalid. The Court invites the parties to address this matter in the course of further litigation in this  
17 case.

18 2. **“means . . . for monitoring the transferring of data of a frame to the buffer**  
19 **memory to make a threshold determination of an amount of data of the frame**  
20 **transferred to the buffer memory”**

21 Claim 1 of the ‘872 Patent claims:

22 For a system transmitting frames of data across a communications medium; an  
23 apparatus comprising:  
24 buffer memory for storing data of frames composed by the host computer for  
25 transmission on the communications medium;  
26 means, having a host system interface, for transferring data of frames to the  
27 buffer memory;  
28 **means, coupled with the buffer memory, for monitoring the transferring**  
**of data of a frame to the buffer memory to make a threshold determination of an**  
**amount of data of the frame transferred to the buffer memory;**  
means, responsive to the threshold determination of the means for monitoring,  
for initiating transmission of the frame prior to transfer of all the data of the frame to  
the buffer memory from the host computer;  
transmit logic, responsive to the means for initiating transmission, for  
retrieving data from the buffer memory and supplying retrieved data for transmission  
on the communications medium; and



1 The Court finds that the corresponding structure for the “means . . . for monitoring” includes  
2 the following:

3 **The “11bit counter 300” in Fig. 11, the “Start Thresh Reg 320” in Fig. 12, and**  
4 **the “Download Compare 321” in Fig. 12, and the equivalents thereof.**

5 **3. “host interface means, sharing the host address space with the host, for**  
6 **managing data transfers between the host address space and the buffer memory**  
7 **in operations transparent to the host system”**

8 Claim 1 of the ‘313 Patent claims:

9 An apparatus for controlling communication between a host system and a network  
10 transceiver coupled with a network, wherein the host system includes a host address  
11 space, comprising:

12 a buffer memory outside of the host address space;

13 **host interface means, sharing the host address space with the host, for**  
14 **managing data transfers between the host address space and the buffer memory**  
15 **in operations transparent to the host system; and**

16 network interface means, coupled with the network transceiver, for managing  
17 data transfers between the buffer memory and the network transceiver.

18 The parties dispute the corresponding structure. In particular, the parties dispute whether the  
19 function of “managing data transfers between the host address space and the buffer memory in  
20 operations transparent to the host system” necessarily includes the function of remapping a section  
21 of the host address space in the host system to the buffer memory.

22 The written description repeatedly and consistently states that the host interface logic  
23 manages the transfer of data between the host address space and the buffer memory “in operations  
24 transparent to the host system” by mapping a specific range of addresses in the host address space to  
25 the buffer memory. For instance, the Abstract refers to “host interface logic emulating memory  
26 mapped registers in the host address space, for transferring data between the host address space and  
27 the buffer memory.” In the Summary of the Invention, the inventors explain that access to the buffer  
28 memory is accomplished by automatically remapping the dedicated memory mapped page in the  
host address space into the buffer memory:

The present invention provides a network interface controller which controls  
communication between a host system and a network transceiver coupled to a  
network which comprises a buffer memory outside of the host address space in which  
receive and transmit buffers are managed, **host interface logic responsive to a**  
**prespecified range of host addresses**, like memory mapped registers in the host  
address space, **for mapping data between the host address space and the buffer**

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28

**memory . . . Because the host interface logic and network interface logic manage accesses to the buffer memory, the host system is able to access the multiple data buffers for transmitting and receiving data through a limited prespecified address range. The dedicated memory mapped page in host address space is automatically remapped through the host interface logic into the buffer memory in operations that are transparent to the host.**

(‘313 Patent, Col. 1:61-2:14.)

Moreover, the written description discusses embodiments of the host interface that use this mapping technique to transfer data from host address space to the buffer memory in operations that are transparent to the host. For example, the ‘313 Patent shows in Fig. 4 the transparent mapping of host address space to the buffer memory:

FIG. 4 provides a simplified map of the adapter interface host address block 101. The addresses within this block appear to the host like memory mapped registers in a continuous 8K block of the host address space in a preferred system. . . . Although the “registers” are memory mapped to an arbitrary prespecified block of host address space, none of the reads or writes performed by the host system to these registers actually directly access the adapter memory. Rather, **the accesses to the memory mapped space are interpreted by the host interface logic 104 transparent to the host system.** Thus, the memory in the adapter is independent of the host address space and of host management. FIG. 4 provides an overview mapping of the adapter interface host address space used for accessing these registers.

(‘313 Patent, Col. 19-39.)

Therefore, the Court finds that the memory mapping function is essential to the management of data transfer between the host address space and the buffer memory “in operations performed independently of management by the host system,” as it is disclosed in the ‘313 Patent.<sup>15</sup>

Plaintiff contends that since the mapping function is omitted from the “host interface means” of independent Claim 1, and instead is claimed in subsequent dependent claims, the doctrine of claim differentiation<sup>16</sup> dictates that it cannot be a limitation of Claim 1.<sup>17</sup> However, the Court finds

---

<sup>15</sup> In its First Claim Construction Order, the Court construed the function “host interface means” as “managing data transfers between address spaces on the host system bus and the buffer memory in operations performed independently of management by the host system.” (First Claim Construction Order at 10-11.)

<sup>16</sup> Under the doctrine of claim differentiation, “each claim in a patent is presumptively different in scope.” *Wenger Mfg., Inc. v. Coating Mach. Sys., Inc.*, 239 F.3d 1225, 1233 (Fed. Cir. 2001) (citation omitted). However, as the Federal Circuit has explained, claim differentiation is not a “hard and fast rule of construction.” *Id.* (citation omitted). In particular, the doctrine does not

1 that this contention is misguided. As discussed above, the specification of the ‘313 Patent clearly  
2 and repeatedly indicates that the mapping function is what allows the host interface to transfer data  
3 from the host system to the buffer memory “in operations that are transparent to the host.” The  
4 specification does not disclose any other embodiments that accomplish that task. Therefore, despite  
5 the fact that the mapping function is claimed in subsequent dependent claims, the Court finds that it  
6 is part of claim 1.

7 Accordingly, the Court finds that the corresponding structures for the “host interface means”  
8 in Claim 1 of the ‘313 Patent are:

9 **“Host descriptor logic 150” and “download DMA logic 151” as shown in Fig. 9,**  
10 **“transmit descriptor 107” as shown in Fig. 3, “transfer descriptor logic 108” and**  
11 **“upload DMA logic 108” as shown in Fig. 3, and the equivalents thereof.**

12 **4. “host interface means, sharing host address space including a prespecified block**  
13 **of host addresses of limited size defining a first area and a second area, and**  
14 **coupled with the buffer memory, for mapping data addressed to the first area**  
15 **into the transmit buffer, mapping data in the receive buffer into the second area,**  
16 **and uploading data from the receive buffer to the host”**

17 Claim 13 of the ‘313 Patent provides:

18 An apparatus for controlling communication between a host system and a network  
19 transceiver coupled with a network, wherein the host system includes a host address  
20 space, comprising:  
21 a buffer memory outside of the host address space, including a transmit buffer  
22 and a receive buffer;  
23 **host interface means, sharing host address space including a prespecified**  
24 **block of host addresses of limited size defining a first area and a second area,**  
25 **and coupled with the buffer memory, for mapping data addressed to the first**  
26 **area into the transmit buffer, mapping data in the receive buffer into the second**  
27 **area, and uploading data from the receive buffer to the host; and**  
28 network interface means, coupled with the network transceiver and the buffer  
memory, for transferring data from the transmit buffer to the network transceiver and  
mapping data into the receive buffer from the network transceiver.

The parties dispute the corresponding structure.

---

necessarily require that “means-plus-function limitations must be interpreted without regard to other claims.” Id.

<sup>17</sup> (See Docket Item No. 597 at 90-92.)

1 The “host interface means” performs three functions: (1) “mapping data addressed to the first  
2 area into the transmit buffer”; (2) “mapping data in the receive buffer into the second area”; and (3)  
3 “uploading data from the receive buffer to the host.”

4 With regard to the first function of “mapping data addressed to the first area into the transmit  
5 buffer,” the written description of the ‘313 Patent recites an XMIT AREA register that is used by the  
6 host to write transmit descriptors into the adapter by mapping:

7 The XMIT AREA register is used by the host to write transmit descriptors into the adapter.  
8 The transmit descriptors . . . include data that identifies data to be compiled and transmitted  
9 as a frame, and may include immediate data. The XMIT AREA at offset 0010 (hex) is  
10 approximately 2K bytes in size. **This data is mapped into a transmit descriptor ring in  
11 the independent adapter memory** as described below.<sup>18</sup>

12 With regard to the second function of “mapping data in the receive buffer into the second  
13 area,” the written description of the ‘313 Patent recites: “The transfer descriptor logic maps transfer  
14 descriptors from the host system to the transfer descriptor buffer.” (‘313 Patent, Col. 2:46-47.)  
15 Also, the written description recites an XFER AREA through which transfer descriptors are written  
16 into the buffer memory: “The XFER AREA at offset 0800 (hex) in the adapter interface host address  
17 block is a buffer of approximately 1K byte through which transfer descriptors are written into the  
18 independent memory of the adapter.” (‘313 Patent, Col. 10:55-58.)

19 With regard to the third function of “uploading data from the receive buffer to the host,” the  
20 written description of the ‘313 Patent recites: “the upload logic is responsive to the transfer  
21 descriptors in the transfer descriptor buffer, for transferring data from the receive ring buffer into  
22 memory in the host system.” (‘313 Patent, Col. 2:48-51.) Further, the written description recites:  
23 “The upload DMA module 57 performs data transfers from the receive buffer through the RAM  
24 interface 50 to the host system.” (‘313 Patent, Col. 8:65-66.)

25 Thus, there is no single structure that is capable of performing all three functions. The  
26 Court’s attention has not been drawn to anything in the intrinsic evidence that would lead the Court

---

27 <sup>18</sup> (‘313 Patent, Col. 10:46-54.)



1 to find that a person of ordinary skill in the art would group these individual functional components  
2 into a single component.

3 Consequently, the Court declines to further construe Claim 13 of the ‘313 Patent and  
4 concludes that the lack of corresponding structure renders Claim 13 of the ‘313 Patent arguably  
5 invalid. The Court invites the parties to address this matter in the course of further litigation in this  
6 case.

7 **5. “network interface means, coupled with the network transceiver, for managing**  
8 **data transfers between the buffer memory and the network transceiver”**

9 Claim 1 of the ‘313 Patent provides:

10 An apparatus for controlling communication between a host system and a network  
11 transceiver coupled with a network, wherein the host system includes a host address  
12 space, comprising:

13 a buffer memory outside of the host address space;

14 host interface means, sharing the host address space with the host, for  
15 managing data transfers between the host address space and the buffer memory in  
16 operations transparent to the host system; and

17 **network interface means, coupled with the network transceiver, for**  
18 **managing data transfers between the buffer memory and the network**  
19 **transceiver.**

20 The parties dispute the corresponding structure.

21 The written description of the ‘313 Patent discloses that the “network interface logic 104”  
22 shown in Fig. 3 “manages transfers of data from buffers in the independent memory 103 and the  
23 network transceiver 105.” (‘313 Patent, Col. 9:55-59.) The written description further states:

24 The network interface logic 104 includes transmit DMA logic, (generally 109) and receive  
25 DMA logic (generally 110). The transmit DMA logic 109 is responsive to descriptors stored  
26 in the adapter memory 103, as described below, for moving data out of the independent  
27 adapter memory 103 to the network transceiver 105. Similarly, the receive DMA logic 110  
28 is responsible for moving data from the transceiver 105 into the independent adapter memory  
103.<sup>19</sup>

Accordingly, the Court finds that the corresponding structures for the “network interface  
means” in Claim 1 of the ‘313 Patent includes:

**In Figure 3, Network interface logic 104, and its equivalents.**

---

<sup>19</sup> (‘313 Patent, Col. 10:3-11.)

1           **6. “network interface means, coupled with the network transceiver and the buffer**  
2           **memory, for transferring data from the transmit buffer to the network**  
3           **transceiver and mapping data into the receive buffer from the network**  
4           **transceiver”**

Claim 13 of the ‘313 Patent provides:

An apparatus for controlling communication between a host system and a network transceiver coupled with a network, wherein the host system includes a host address space, comprising:

a buffer memory outside of the host address space, including a transmit buffer and a receive buffer;

host interface means, sharing host address space including a prespecified block of host addresses of limited size defining a first area and a second area, and coupled with the buffer memory, for mapping data addressed to the first area into the transmit buffer, mapping data in the receive buffer into the second area, and uploading data from the receive buffer to the host; and

**network interface means, coupled with the network transceiver and the buffer memory, for transferring data from the transmit buffer to the network transceiver and mapping data into the receive buffer from the network transceiver.**

The parties dispute the corresponding structure.

The Court finds that the corresponding structure for “network interface means” in Claim 13 is the same as the corresponding structure identified by the Court for the “network interface means” in Claim 1, as discussed above.<sup>20</sup>

**C. Terms Relating to the Phrase “Logic for”**

The parties submit ten “logic for” terms for construction.<sup>21</sup> Here, the parties’ primary dispute is whether these “logic for” terms should be governed by 35 U.S.C. § 112 ¶ 6.

Title 35 U.S.C. § 112 ¶ 6 provides that “[a]n element in a claim for a combination may be expressed as a means or step for performing a specified function without the recital of structure,

---

<sup>20</sup> In particular, the Court observes that the recited function for “network interface means” in Claim 13 of the ‘313 Patent differs only slightly from that of the same term in Claim 1. Moreover, because the ‘313 Patent discloses only a single embodiment for both recited functions, the Court finds the corresponding structures for “network interface means” in Claim 13 to be the same as in Claim 1.

<sup>21</sup> These terms include such phrases as “**threshold logic for** allowing the period of time for the host processor to respond to the indication signal to occur during the transferring of the data frame”; “**host interface logic for** transferring the data frame between the host system and the buffer memory”; and “**receive logic for** mapping received data from the network transceiver to the buffer memory.” For convenience, and because all but one of the terms include the words “logic for,” the Court refers to them as the “logic for” terms.

1 material, or acts in support thereof.” The use of the word “means” in a claim element creates a  
2 presumption that § 112 ¶ 6 applies, while the failure to use the word “means” creates a presumption  
3 that § 112 ¶ 6 does not apply. Personalized Media Commc’ns, LLC v. Int’l Trade Comm’n, 161  
4 F.3d 696, 703-04 (Fed. Cir. 1998) (citations omitted). A party seeking to overcome the presumption  
5 that § 112 ¶ 6 does not apply bears the burden of demonstrating that the claim fails to “recite  
6 sufficiently definite structure” or recites a “function without reciting sufficient structure for  
7 performing that function.” Linear Tech. Corp. v. Impala Linear Corp., 379 F.3d 1311, 1319-20 (Fed.  
8 Cir. 2004) (citations omitted). “To help determine whether a claim term recites sufficient structure,”  
9 courts examine whether the term “has an understood meaning in the art.” Id. at 1320 (citation  
10 omitted). In making this determination, the court may look to both intrinsic evidence and relevant  
11 extrinsic evidence, such as technical dictionaries. See id.; see also Personalized Media, 161 F.3d at  
12 704-05.

13 Here, since the word “means” is not used in the “logic for” terms, there is a rebuttable  
14 presumption that § 112 ¶ 6 does not apply. Personalized Media, 161 F.3d at 704. Accordingly, the  
15 Court considers whether Defendants meet their burden of demonstrating that the claim elements  
16 involving the “logic for” terms fail to recite sufficient structure, and in particular considers whether  
17 the “logic for” terms have “understood meaning[s] in the art.” Linear Tech., 329 F.3d at 1319-20.

18 Upon review, the Court finds that the ten “logic for” terms have understood meanings in the  
19 art. In particular, the Court finds that technical dictionaries, “which are evidence of the  
20 understandings of persons of skill in the technical arts,”<sup>22</sup> indicate that the word “logic,” as used in  
21 the context of the “logic for” terms in dispute here, connotes “circuitry.”<sup>23</sup> The Federal Circuit has  
22 made clear that “circuit” is a “structure-connoting term,” which, when “coupled with a description of  
23 the circuit’s operation,” will generally convey “sufficient structural meaning” to persons of ordinary  
24

---

25 <sup>22</sup> Linear Tech., 379 F.3d at 1320.

26 <sup>23</sup> See, e.g., MCGRAW-HILL DICTIONARY OF ELECTRONICS AND COMPUTER TECHNOLOGY  
27 308 (3d ed. 1984) (explaining that “logic” is a “[g]eneral term for the various types of . . . circuits  
28 used to perform problem-solving functions in a digital computer”).

1 skill in the art such that § 112 ¶ 6 will not apply. Linear Tech., 379 F.3d at 1320. Likewise, the  
2 word “logic,” when used as the Court finds it is used here—namely, to connote “circuitry”—is also,  
3 and for the same reasons, a structure-connoting term. Moreover, the Court finds that each of the  
4 disputed “logic for” terms is associated with a description of the operation of the relevant circuit, and  
5 that these descriptions convey sufficient structural meaning to persons of ordinary skill in the art  
6 such that § 112 ¶ 6 does not apply.


7 Accordingly, the Court finds that the disputed “logic for” terms are not governed by 35  
8 U.S.C. § 112 ¶ 6.

9 **III. CONCLUSION**

10 The Court has construed the disputed phrases as tendered by the parties in their Supplemental  
11 Briefs.

12 Upon the Court’s imminent retirement,<sup>24</sup> the case will be reassigned in due course.<sup>25</sup>

13  
14  
15 Dated: August 29, 2012

  
\_\_\_\_\_  
JAMES WARE  
United States District Chief Judge

16  
17  
18  
19  
20  
21  
22  
23  
24 \_\_\_\_\_  
25 <sup>24</sup> On April 28, 2012, Chief Judge Ware announced that he plans to “retire in August 2012 as  
the terms of his current law clerks come to an end.” See Chief Judge Ware Announces Transition,  
*available at* <http://www.cand.uscourts.gov/news/82>.

26 <sup>25</sup> Accordingly, the Court DENIES Intel’s Motion to Schedule a Further Case Management  
27 Conference as premature at this time as the new judge will set up a further conference upon  
reassignment. (See Docket Item No. 632.)

1 **THIS IS TO CERTIFY THAT COPIES OF THIS ORDER HAVE BEEN DELIVERED TO:**

- 2 Deepak Gupta dgupta@fbm.com
- Eugene Y. Mar emar@fbm.com
- 3 Harold H. Davis harold.davis@klgates.com
- James Carl Otteson jim@agilityiplaw.com
- 4 Jas S Dhillon jas.dhillon@klgates.com
- Jeffrey M. Fisher jfisher@fbm.com
- 5 Jeffrey Michael Ratinoff jeffrey.ratinoff@klgates.com
- John L. Cooper jcooper@fbm.com
- 6 Kyle Dakai Chen kyle.chen@cooley.com
- Mark R. Weinstein mweinstein@cooley.com
- 7 Michelle Gail Breit mbreit@agilityiplaw.com
- Nan E. Joesten njoesten@fbm.com
- 8 Paul A. Alsdorf palsdorf@fbm.com
- Samuel Citron O'Rourke eupton@whitecase.com
- 9 Stephanie Powers Skaff sskaff@fbm.com
- Timothy Paar Walker timothy.walker@klgates.com
- 10 William Sloan Coats william.coats@kayescholer.com

11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28

**Dated: August 29, 2012**

**Richard W. Wieking, Clerk**

By:           /s/ JW Chambers            
**William Noble**  
**Courtroom Deputy**