

United States District Court
For the Northern District of California

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

UNITED STATES DISTRICT COURT
NORTHERN DISTRICT OF CALIFORNIA
SAN JOSE DIVISION

DYNETIX DESIGN SOLUTIONS INC., a
California corporation,

Plaintiff,

v.

SYNOPSIS INC., a Delaware corporation, and
DOES 1-50,

Defendants.

Case No.: CV 11-05973 PSG

**ORDER GRANTING-IN-PART
DEFENDANT’S MOTION FOR
SUMMARY JUDGMENT**

(Re: Docket No. 62)

In this patent infringement case, Defendant Synopsys Inc. (“Synopsys”) moves for summary judgment of non-infringement on a variety of issues.¹ Plaintiff Dynetix Design Solutions Inc. (“Dynetix”) opposes the motions, and seeks a summary judgment of its own.² The parties have appeared for multiple hearings on the motions. This order deals only with Synopsys’ first motion for summary judgment of non-infringement. A further order addressing the remaining motions will issue. Having reviewed the papers and considered the arguments of counsel, the court GRANTS-IN-PART Synopsys’ first summary judgment motion.

¹ See Docket No. 62, 136, 141.
² See Docket No. 87.

I. BACKGROUND

1 The reasoning that the court applies to the pending summary judgment motion is
2 straightforward, and so the court will provide only a limited background.

3
4 On December 5, 2011, Dynetix filed this suit, alleging that various Synopsys products and
5 in particular its VCS multicore technology infringe Dynetix's patent, United States Patent
6 6,466,898 ("the '898 patent").³ Dynetix and Synopsys are both electronic design automation
7 ("EDA") companies, involved in creating software tools to design and test integrated circuits.⁴ The
8 '898 patent discloses a multithread HDL logic simulator that can process both VHDL and Verilog
9 languages in a single program, and uses special algorithms to accelerate performance on
10 multiprocessor systems.⁵ The VCS product is an EDA tool and a logic simulator.⁶ VCS Multicore
11 features two levels of parallelism: Design Level Parallelism ("DLP") and Application Level
12 Parallelism ("ALP").⁷ DLP allows the user to run a parallel simulation by dividing DUT into
13 multiple partitions, then simulating those partitions on different threads.⁸ ALP allows the user to
14 run simulations in parallel with other applications.⁹

15
16
17 On September 3, 2012, before claim construction had taken place, Synopsys moved for
18 partial summary judgment of non-infringement.¹⁰ Synopsys challenges that Dynetix cannot prove

19
20 ³ See Docket No. 1. Synopsys filed an answer and cross-complaint denying infringement of
21 Dynetix's patent and claiming that Dynetix's products infringe two of Synopsys's patents. See
22 Docket No. 58.

23 ⁴ See Docket No. 1 ¶ 8; Docket No. 64 ¶ 3.

24 ⁵ '898 Patent at 1. Dynetix has asserted 18 claims of the '898 patent: claims 1-3, 5-7, 19-23, 36,
25 37, 39, 44, 45, 48, and 53. See Docket No. 143, Ex. B.

26 ⁶ See Docket No. 142 ¶ 8.

27 ⁷ See id. ¶ 9-10.

28 ⁸ See Docket No. 64 ¶ 2.

⁹ See id. ¶ 17.

¹⁰ See Docket No. 62.

1 VCS Multicore infringes claims 1-3, 5-7, 36, 37, 39, 44, 45, 48, and 53 (“the parallel simulation
2 claims”).¹¹ On October 10, 2012 the court held a claim construction hearing¹² and construed the
3 term “to create a master thread and a plurality of slave threads” as “creating one thread for each
4 processor where the master thread is executed on one processor and each of the slave threads is
5 executed on a separate remaining processor.”¹³

6 II. LEGAL STANDARDS

7
8 Summary judgment is appropriate only if there is “no genuine dispute as to any material
9 fact and the movant is entitled to judgment as a matter of law.”¹⁴ The moving party bears the
10 initial burden of production by identifying those portions of the pleadings, discovery and affidavits
11 which demonstrate the absence of a triable issue of material fact.¹⁵ If, as here, the moving party is
12 the defendant, he may do so in two ways: by proffering “affirmative evidence negating an element
13 of the non-moving party’s claim,” or by showing the non-moving party has insufficient evidence to
14 establish an “essential element of the non-moving party’s claim.”¹⁶ If met by the moving party, the
15 burden of production then shifts to the non-moving party, who must then provide specific facts
16 showing a genuine issue of material fact for trial.¹⁷ The ultimate burden of persuasion, however,
17 remains on the moving party.¹⁸ In reviewing the record, the court must construe the evidence and
18
19

20 ¹¹ Claims 19-23 (“the remote access claims”) are not challenged in the present motion.

21 ¹² See Docket No. 119.

22 ¹³ Docket No. 121 at 175-76.

23 ¹⁴ See Fed. R. Civ. P. 56(a).

24 ¹⁵ See Fed. R. Civ. P. 56(c)(1); *Celotex Corp. v. Catrett*, 477 U.S. 317, 323 (1986).

25 ¹⁶ *Celotex Corp.*, 477 U.S. at 331.

26 ¹⁷ See *id.* at 330; *T.W. Elec. Service, Inc. v. Pac. Elec. Contractors Ass’n*, 809 F.2d 630, 630 (9th
27 Cir. 1987).

28 ¹⁸ *Id.*

1 the inferences to be drawn from the underlying evidence in the light most favorable to the non-
2 moving party.¹⁹

3 To infringe a claim, each claim limitation must be present in the accused product, literally
4 or equivalently.²⁰ Patent infringement is a two-step process: first, the court must construe the
5 asserted claims; then, the court must compare the accused products with the construed claims and
6 determine whether the products contain each limitation of the claims, either literally or
7 equivalently.²¹ A product literally infringes if it contains each element and limitation of the patent
8 claim as construed.²² A product may also infringe under the doctrine of equivalents, which applies
9 if the element in the accused device performs substantially the same function, in substantially the
10 same way, to obtain substantially the same result as the element claimed in the patent.²³

11 III. DISCUSSION

12 Of the parallel simulation claims challenged by Synopsys, only claims 1, 36, and 45 are
13 independent. Claim 1 includes the following language:

14 automatically detecting the number of microprocessors (CPUs) available on the
15 multiprocessor platform to create a master thread and a plurality of slave threads for
16 concurrent execution of the multithreaded event driven simulation of the design to achieve
17 linear to super-linear scalable performance speedup as according to the number of CPUS on
18 the multiprocessor platform.²⁴

19
20
21
22 ¹⁹ See Anderson, 477 U.S. at 248; Matsushita Elec. Indus. Co., Ltd. v. Zenith Radio Corp., 475 U.S.
23 574, 587 (1986).

24 ²⁰ See Dawn Equip. Co. v. Kentucky Farms, Inc., 140 F.3d 1009, 1014 (Fed. Cir. 1998).

25 ²¹ See Freedman Seating Co. v. American Seating Co., 420 F.3d 1350, 1356-57 (Fed. Cir. 2005).

26 ²² See id. at 1357.

27 ²³ See Abbott Laboratories v. Sandoz, Inc., 566 F.3d 1282, 1296-97 (Fed. Cir. 2009).

28 ²⁴ '898 Patent, col. 23, ll. 21-27.

1 Claims 36 and 45 contain the following language:

2 creating a master thread and a plurality of slave threads, based on the number of available
3 CPUs on the multiprocessor platform, prior to the start of simulation.²⁵

4 All three independent claims thus require (1) automatic detection of the number of microprocessors
5 available (the “Auto Detection Component”) and (2) creation of threads based on the number of
6 CPUs (the “Purpose Component”).

7 Synopsys contends that both parallel features of VCS Multicore, DLP and ALP, do not
8 automatically detect the number of available processors to create threads. As support, Synopsys
9 submits the declaration of Pallab Dasgupta (“Dasgupta”), Director of Research and Development
10 of the Verification Group.²⁶

11 According to Dasgupta, DLP creates threads based on the characteristics of the Design
12 Under Testing (“DUT”).²⁷ DLP breaks up the DUT into partitions, then simulates those partitions
13 in parallel.²⁸ Each partition is simulated on a different thread, and any part of the circuit not
14 attributed to a partition is simulated on a remaining thread.²⁹ The DUT can be partitioned in two
15 ways. The user can input a configuration file, which would inform DLP on how to partition the
16 circuit design.³⁰ Alternatively, if the user is unsure how to partition the DUT, the user can use the
17 DLP “autopartition” feature, which “analyze[s] the DUT and inform[s] the user how to partition
18 the circuit in a way that will maximize parallelism.”³¹ DLP thread creation thus depends solely on
19 the number of partitions in the DUT, whether generated by the configuration file or the
20
21

22 ²⁵ Id.at col. 28, ll. 33-37; col. 29, ll. 43-44 (emphasis added).

23 ²⁶ See Docket No. 64 ¶ 2.

24 ²⁷ See id. ¶ 5, 11.

25 ²⁸ See id. ¶ 12.

26 ²⁹ See id. ¶ 15.

27 ³⁰ See id.

28 ³¹ See id. ¶ 14.

1 autopartitioning feature, but never on the number of processors available as required by the parallel
2 simulation claims.³²

3 With respect to ALP, Dasgupta explains that ALP allows the user to run various
4 applications alongside the simulation.³³ It does this by creating additional “processes” (essentially
5 equivalent to a thread) for each additional application.³⁴ ALP thread creation thus depends on the
6 number of applications being run, and not the number of processors available on the user’s
7 hardware platform.³⁵

8
9 Dynetix, in turn, submits expert testimony from Minesh B. Amin (“Amin”), informed by
10 Amin’s review of VCS Multicore source code, user manuals, and release notes.³⁶ Amin focuses on
11 a portion of the source code in VCS Multicore’s autopartitioning feature that detects the number of
12 available CPUs.³⁷ The autopartitioning element then limits the number of partitions to be created
13 to the total number of CPUs minus one.³⁸ Because the number of threads equals the number of
14 slave partitions, the total number of threads generated (both slave and one master thread) is at least
15 sometimes equal to the number of CPUs available.³⁹ In this scenario, although VCS uses an
16 additional step of first partitioning the design at the compile time, converting the partitions into
17 slave threads at the runtime stage practices both the Auto Detection and Purpose Components.
18
19

20
21 ³² See id. ¶ 16.

22 ³³ See id. ¶ 17.

23 ³⁴ See id. ¶ 18.

24 ³⁵ See id. ¶ 20.

25 ³⁶ See Docket No. 168-2 ¶ 31.

26 ³⁷ See id. ¶ 47.

27 ³⁸ See id. ¶ 48.

28 ³⁹ See id.

1 In its reply, Synopsys argues that the autopartitioning source code relied upon by Amin is
2 “blocked” by other code in the program and therefore can never be executed.⁴⁰

3 The net result of all this is that, at least with respect to DLP, there is a genuine issue of
4 material fact as to whether the autopartitioning feature infringes the parallel simulation claims.
5 While Synopsys has presented evidence showing the accused product does not practice a key
6 limitation of the claims in question, Dynetix has presented competent evidence to counter that
7 assertion. In particular, Dynetix’s expert Amin points to portions of the source code that indicate
8 the user does not supply a variable, the program launches into the autopartitioning mode described
9 as infringing.⁴¹ This is a classic “battle of the experts” on a material issue of fact.⁴² It is the jury’s
10 province to resolve such issues, not the court’s.⁴³

11 As for ALP, even if it could show evidence that ALP has been used, Dynetix offers no
12 evidence or even argument to rebut Synopsys’s assertion that ALP does not practice the particular
13 claim limitations at issue in this motion. All of Amin’s testimony regarding autopartitioning
14 appears to be directed to DLP exclusively. Under Fed. R. Civ. P. 56(c), a party asserting that a fact
15 cannot be genuinely disputed must support this assertion by “citing to particular parts of materials
16 in the record,” or else “showing that the materials cited do not establish the absence or presence of
17
18

19
20 ⁴⁰ See Docket No. 205 at 7.

21 ⁴¹ See Docket No. 168-2 ¶ 38 (citing Ex. 2). To be sure, at least with respect to method claims,
22 “[i]t is not enough to simply show that a product is capable of infringement; the patent owner must
23 show evidence of specific instances of direct infringement.” See *Fujitsu Ltd. v. Netgear Inc.*, 620
24 F.3d 1321, 1329 (Fed. Cir. 2010). But Dynetix has presented an affidavit showing these facts are
25 unavailable to it and the court has issued not just one but two orders compelling Synopsys to
26 produce evidence relating to this issue. See, e.g., Docket No. 256 (ordering production of
27 simulation results and data, which may demonstrate use of the autopartitioning feature). Two other
28 motions to compel are pending. See Docket No. 262, 284. Under such circumstances, it would be
unjust to penalize Dynetix for failing to tender this very same evidence. See Fed. R. Civ. P.
56(d)(1); Docket No. 72-1.

⁴² *In re Gabapentin Patent Litig.*, 503 F.3d 1254, 1260 (Fed. Cir. 2007).

⁴³ See *Regents of Univ. of California v. Dako N. Am., Inc.*, Case No. 05-03955 MHP, 2009 WL 1083446, at *15 (N.D. Cal. Apr. 22, 2009) (explaining that a “battle of the experts” is appropriately left to the trier of fact to resolve).

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28


a genuine dispute.” Dynetix has done neither in its opposition. Therefore, summary judgment regarding ALP’s non-infringement of the claim limitations at issue in this motion is appropriate.

IV. CONCLUSION

Synopsys’ first motion for summary judgment of non-infringement is GRANTED-IN-PART.

IT IS SO ORDERED.

Dated: March 31, 2013



PAUL S. GREWAL
United States Magistrate Judge