

United States District Court
For the Northern District of California

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

UNITED STATES DISTRICT COURT
NORTHERN DISTRICT OF CALIFORNIA
SAN JOSE DIVISION

DYNETIX DESIGN SOLUTIONS INC., a
California corporation,

Plaintiff/Counter-defendant,

v.

SYNOPSIS INC., a Delaware corporation,

Defendants/Counter-claimant.

Case No.: C 11-5973 PSG
**FINAL CLAIM CONSTRUCTION
ORDER**

In this patent infringement suit, Plaintiff and counter-defendant Dynetix Design Solutions, Inc. (“Dynetix”) alleges that Defendant and counter-claimant Synopsys, Inc. (“Synopsys”) infringes U.S. Patent No. 6,466,898 (“the ‘898 patent”). Synopsys counterclaims that Dynetix infringes U.S. Patent No. 5,706,473 (“the ‘473 patent”) and U.S. Patent No. 5,784,593 (“the ‘593 patent”). The parties submitted eleven terms of the ‘898 patent for construction and stipulated to construction of one term. Regarding the ‘473 patent, the parties only asked the court to construe one term. In two separate claim construction hearings on October 10, 2012 and January 9, 2013,

1 the court construed these terms from the bench and later summarized those rulings in an order.¹

2 The court provides its full reasoning behind those rulings below.

3 **I. BACKGROUND**

4 The '898 patent, entitled "Multithreaded, Mixed Hardware Description Languages Logic
5 Simulation on Engineering Workstations," was filed on October 15, 2002. The '898 patent
6 concerns the field of logic simulation of integrated circuits. Design of an integrated circuit begins
7 with designers drafting the layout of the circuit in hardware description language ("HDL").
8 Designers can then use logic simulators, or electronic design automation ("EDA") tools,² to "verify
9 the functional behavior and timing characteristics of their circuit designs on their engineering
10 workstations before committing such designs to fabrication."³

11
12 The '898 patent discloses and claims three features that are relevant to claim construction:
13 (1) mixed HDL simulation, (2) multithreaded logic simulation to achieve linear to super-linear
14 speedup in performance, and (3) remote logic simulation. The first feature, mixed HDL
15 simulation, is a method for simulating circuit designs written in multiple HDL languages (i.e.
16 Verilog and VHDL) in a single program.⁴ The second feature, multithreaded simulation, is a
17 method that "enables the logic simulator provided by the invention to achieve a scalable
18 performance (i.e., from linear to super-linear) according to the number of CPUs on the selected
19 platform."⁵ The third feature, remote logic simulation, "provides seamless access of network
20 resources for HDL compilation and simulation" by installing a "server program" on a remote
21
22

23
24 ¹ See Docket No. 559.

25 ² See '898 patent, col. 1, ll. 1-3.

26 ³ *Id.* at col. 1, ll. 14-16.

27 ⁴ See *id.* at col. 4, ll. 13-15.

28 ⁵ *Id.* at col. 4, ll. 9-12.

1 workstation and a “graphical user interface (GUI) program” on a local workstation, which allows
2 the user at the local workstation to communicate to remote servers.⁶

3 The ‘473 patent, filed on January 6, 1998, is entitled “Computer Model of a Finite State
4 Machine Having Inputs, Outputs, Delayed Inputs, and Delayed Outputs.”⁷ It also relates to the
5 field of circuit design and logic simulation and discloses and claims a “computer system having a
6 computer model of a Finite State Machine (FSM).”⁸

7 II. LEGAL STANDARDS

8 Eight years after the Federal Circuit’s seminal *Phillips* decision,⁹ the canons of claim
9 construction are now well-known – if not perfectly understood – by parties and courts alike. “To
10 construe a claim term, the trial court must determine the meaning of any disputed words from the
11 perspective of one of ordinary skill in the pertinent art at the time of filing.”¹⁰ This requires a
12 careful review of the intrinsic record, comprised of the claim terms, written description, and
13 prosecution history of the patent.¹¹ While claim terms “are generally given their ordinary and
14 customary meaning,” the claims themselves and the context in which the terms appear “provide
15 substantial guidance as to the meaning of particular claim terms.”¹² Indeed, a patent’s specification
16 “is always highly relevant to the claim construction analysis.”¹³ Claims “must be read in view of
17
18
19

20
21 ⁶ *Id.* at col. 4, ll. 20-32.

22 ⁷ ‘473 patent, col. 1, ll. 7-12.

23 ⁸ *Id.* at 1.

24 ⁹ *Phillips v. AWH Corp.*, 415 F.3d 1303, 1312 (Fed. Cir. 2005) (en banc).

25 ¹⁰ *Chamberlain Group, Inc. v. Lear Corp.*, 516 F.3d 1331, 1335 (Fed. Cir. 2008).

26 ¹¹ *Id.*; *Phillips*, 415 F.3d at 1312 (internal citations omitted).

27 ¹² *Phillips*, 415 F.3d at 1312-15.

28 ¹³ *Id.*

1 the specification, of which they are part.”¹⁴ Although the patent’s prosecution history “lacks the
2 clarity of the specification and thus is less useful for claim construction purposes,” it “can often
3 inform the meaning of the claim language by demonstrating how the inventor understood the
4 invention and whether the inventor limited the invention in the course of prosecution, making the
5 claim scope narrower than it would otherwise be.”¹⁵ The court also has the discretion to consider
6 extrinsic evidence, including dictionaries, learned treatises, and testimony from experts and
7 inventors.¹⁶ Such evidence, however, is “less significant than the intrinsic record in determining
8 the legally operative meaning of claim language.”¹⁷

10 **III. ANALYSIS**

11 **A. The ‘898 Patent**

A. 1.	TERM	CONSTRUCTION
	<p data-bbox="516 953 873 982">“Multithreaded simulation”</p> <p data-bbox="516 1024 967 1094"><i>Claims 1, 2, 5-7, 19, 20-22, 23, 36, 39, 44, 45, 48, 53</i></p>	<p data-bbox="1029 953 1455 1045">A “thread” is a process flow in a program that runs on a central processing unit (“CPU”).</p> <p data-bbox="1029 1079 1528 1205">“Multithreaded simulation” means a simulation of circuit functionalities by executing multiple process flows concurrently on multiple CPUs.</p>

18 Regarding this claim term, the parties primarily disagree about the definition of the internal
19 term “thread.” Dynetix argues that “thread” should be understood as “a process flow in a program
20 that runs on a central processing unit.”¹⁸ Dynetix argues this construction is correct because the

22 _____
23 ¹⁴ *Markman v. Westview Instruments, Inc.*, 52 F.3d 967, 979 (Fed. Cir. 1995) (en banc), *aff’d*, 517
24 U.S. 370 (1996). *See also Ultimax Cement Mfg. Corp v. CTS Cement Mfg. Corp.*, 587 F. 3d 1339,
1347 (Fed. Cir. 2009).

25 ¹⁵ *Phillips*, 415 F.3d at 1317 (internal quotations omitted).

26 ¹⁶ *See id.*

27 ¹⁷ *Id.* (internal quotations omitted).

28 ¹⁸ At first, Dynetix proposed the language “central processing unit” while Synopsys proposed simply “processing unit.” Dynetix argued the addition of the word “central” was necessary

1 ‘898 patent specification has specifically defined this term. As a general rule, a clear definition set
2 forth in the specification will prevail over extrinsic evidence.¹⁹ The specification of the ‘898
3 patent, which explicitly defines “thread” in the context of “multithreaded simulation”:

4 EDA tools that employ multiple CPUs on a single workstation to accelerate their
5 performance are said to be multithreaded. Specifically, a thread is a process flow in a
6 program that runs on a CPU. If a program can have multiple threads executing on multiple
7 CPUs concurrently, then it[] is a multithreaded application[].²⁰

8 Synopsys proposes that the construction include the phrase “a thread is different from a
9 process.” Synopsys argues that a “thread” is part of a “process,” offering excerpts of the
10 specification as support. For example, the description of the invention states that “[i]n general, the
11 thread manipulation overheads increase exponentially as more threads are used in a process”²¹ and
12 “[t]o reduce the number of threads employed in a process upon with n CPUs are available on a
13 platform, the simulator will allocate exactly n threads.”²² Synopsys argues that these references to
14 both “thread” and “process” within the same sentence/idea demonstrates that the two are mutually
15 exclusive.

16 The court finds Dynetix’s arguments to be more persuasive. Dynetix’s proposed
17 construction is identical to the definition of “thread” specifically set forth in the ‘898 patent
18 specification. Synopsys has not persuaded the court that its proposed addition of the phrase “a
19 thread is different from a process” is necessary. Even if the ‘898 patent notes that a thread can be
20

21 because the specification uses the term “central processing unit,” *see, e.g.*, ‘898 patent col. 2, ll.
22 41-42, and the embodied invention does not include simple data processors like those found in desk
23 calculators and tabulating machines. In its opposition, Synopsys noted that it did not object to
adding the word “central” to the construction. *See* Docket No. 98 at 8 n. 2. The court therefore
incorporates Dynetix’s definition of “central processing unit.”

24 ¹⁹ *See 3M Innovative Props. Co. v. Avery Dennison Corp.*, 350 F.3d 1365, 1371 (Fed. Cir. 2003)
25 (“a definition of a claim term in the specification will prevail over a term’s ordinary meaning if the
patentee has acted as his own lexicographer and clearly set forth a different definition”).

26 ²⁰ ‘898 patent, col. 2, ll. 39-44.

27 ²¹ *Id.* at col. 17, ll. 39-40.

28 ²² *Id.* at col. 17, ll. 51-54.

1 part of a larger process, the thread itself may still be a process flow. No intrinsic or extrinsic
 2 evidence precludes this possibility. The IEEE Standard Dictionary of Electrical and Electronics
 3 Terms (“IEEE Dictionary”), for example, defines “thread” as “a single sequential flow of control
 4 within a process.”²³ This definition can be reconciled with the fact that a thread could be a process
 5 flow within a larger multi-part process. Synopsys’ proposed construction therefore unduly limits
 6 the term “thread” by mandating that it can never be a process.

A. 2.	TERM	CONSTRUCTION
	<p data-bbox="516 659 1008 751">“To achieve linear to super-linear scalable performance speedup/simulation”</p> <p data-bbox="516 793 1008 856"><i>Claims 1, 2, 5-7, 36, 39, 44, 45, 48, 53</i></p>	<p data-bbox="1031 659 1518 814">The terms “linear” and “super-linear” describe the speedup that a parallel simulation will achieve when performing hardware containing one or more processing units.</p> <p data-bbox="1031 848 1518 1037">A simulation is “linear” if the speedup that is achieved is equal to the number of available processing units. For example, a simulation that runs two times as fast on hardware containing two processing units is “linear.”</p> <p data-bbox="1031 1071 1518 1163">Similarly, if the simulation runs four times as fast on four processing units, it is again “linear.”</p> <p data-bbox="1031 1197 1518 1415">A simulation that has a speedup greater than the number of processing units is “super-linear.” For example, if a process executed on two processing units runs three times as fast as the same simulation on one processing unit, it is “super-linear.”</p> <p data-bbox="1031 1449 1518 1541">“Scalable performance” means there is a consistent increase in performance for each added processing unit.</p>

23 Claim 1 employs this term in the following context:

1. ... (c) automatically detecting the number of microprocessors (CPUs) available on the multiprocessor platform to create a master thread and a plurality of slave threads for concurrent execution of the multithreaded event-driven simulation of the design **to achieve linear to super-linear scalable performance speedup** as according to the number of CPUs on the multiprocessor platform.

24
25
26
27
28

²³ Docket No. 99, Ex. E at 11.

1 Dynetix urges the court to construe this term as “for the purpose of enhancing the
2 simulation speed in a rate proportional to, or even faster than, the increase in the number of
3 processors.”²⁴ Dynetix argues that this is merely a “desired effect” or “purpose” of the claimed
4 invention, but should not be read as a required element. This is proper because the specification
5 makes clear that a multithreaded tool need only “consistently demonstrate[] linear to super-linear
6 scalability on most test cases it processes” to be “classified as a linear/super-linear scalable tool.”²⁵

7
8 Synopsys disagrees, arguing that Dynetix ignores other portions of the specification
9 requiring the invention to achieve “linear to super-linear scalability.”²⁶ More fundamentally,
10 during prosecution the patentee disclaimed simulators that do not achieve “linear to super-linear...
11 speedup” by relying on that amendment to distinguish prior art. In response to an office action
12 rejecting all of the original claims as anticipated by the prior art, the patentee added claim 1 which
13 included the phrase “to achieve linear to super-linear scalable performance speedup” within the
14 claim limitations.²⁷ In his response, the patentee argued that the various prior art references
15 (Dunenloup, Bahra, Rompaey, Liao, and Davis) did not teach this particular limitation:
16

17 Nor does [Dunenloup] make use of any multiprocessor platform to accelerate the
18 performance of its system...

19 Bahra does not teach concurrent use of any multiprocessor to speedup the performance of
20 their system...

21 There is no... teaching [in Rompaey] of making concurrent use of a multiprocessor
22 platform to speedup their system performance...

23 Davis system does not make use [of] any multiprocessor platform to speedup their system
24 performance...

25 ²⁴ Docket No. 83 at 8.

26 ²⁵ ‘898 patent, col. 16, ll. 57-60.

27 ²⁶ *See, e.g., id.* at 1 (“[t]his invention...uses special concurrent algorithms to accelerate the tool’s
28 performance on multiprocessor platforms to achieve linear to super-linear scalability on
multiprocessor systems”); col. 4 ll. 9-12 (“[t]he algorithm enables the logic simulator provided by
the invention to achieve a scalable performance (i.e. from linear to super-linear”); col. 17 ll. 17-19
 (“[t]he simulator achieves linear and super-linear scalability by using special new concurrent
methods that are described in the following sections”).

²⁷ Docket No. 99, Ex. B at 34 (original claim 1 with no limiting language), Ex. D at 2 (amended
claim 1 including the limiting language).

1 Liao does not make use of any multiprocessor platform to speedup the execution of their
2 system...²⁸

3 Later in the response, the patentee further distinguishes the five prior art references mentioned
4 above on the basis that they do not perform linear to super-linear scalable concurrent simulation:

5 Dunenloup does not specify any means to perform super-linear scalable concurrent
6 simulation of the system function.

7 However, Bahra et al. does not teach any means to perform super-linear scalable concurrent
8 simulation of the system function.

9 Romparry does not perform super-linear scalable concurrent simulation function.

10 Davis, however, does not perform any super-linear scalable concurrent simulation.

11 Liao does not perform any super-linear scalable concurrent simulation.²⁹

12 The court agrees with Synopsys that this term is a limitation, not merely a hoped-for result.

13 It is well-established that a patentee’s argument “that a prior art reference is distinguishable on a
14 particular ground can serve as a disclaimer of claim scope.”³⁰ Although clauses describing a
15 particular result are sometimes viewed as nonlimiting, where clauses are material to patentability,
16 courts have not hesitated to interpret them as required limitations.³¹ Here, the patentee clearly
17 distinguished prior art references on the basis that they do not achieve a “speedup” of system
18 performance and do not “perform super-linear scalable concurrent simulation.” These disclaimers
19 show that the amendments to claim 1 were material to patentability, rendering the language at issue
20 a required limitation.

21 ²⁸ Docket No. 99, Ex. D at 18-19.

22 ²⁹ *Id.* at 36-37.

23 ³⁰ *American Piledriving Equipment, Inc. v. Geoquip, Inc.*, 637 F.3d 1324, 1336 (Fed. Cir. 2011).

24 ³¹ *See Hoffer v. Microsoft Corp.*, 405 F.3d 1326, 1330 (Fed. Cir. 2005) (holding that where the
25 specification and prosecution history established that a “whereby” clause was “an integral part of
26 the invention,” the clause limited the invention); *C&C Jewelry Mfg., Inc. v. Trent West*, Case No.
27 09-1303 JF, 2010 WL 2681921 at *4-6 (N.D. Cal. July 6, 2010) (holding that the phrase “to provide
28 a pleasing appearance” was a necessary limitation of the invention); *Fast Memory Erase, LLC v.*
Spanion, Inc., Case No. 3:08-cv-977, 2010 WL 363498, at *4 (N.D. Tex. Feb. 2, 2010)
(construing the clause “whereby source leakage of the semiconductor device is reduced” to be a
limiting term rather than merely an intended result because “the reduction of source leakage was
material to patentability”).

1 Having determined that the phrase limits claim 1, the court turns to the task of construing
2 that term. Synopsys asserts that the term has been defined by the '898 patent specification:

3 Specifically, when a user runs a multithreaded tool on a n CPU system (where n > 1), he
4 would expect that the performance of the tool should improve by C * n times, where C is an
5 empirical constant as follows:

$$0.5 > = C < = 1$$

6 For example, if C is 0.75, then the expected speedup of a multithreaded tool on different
7 configurations of a multiprocessor system are:

Number of CPUs	Speedup
2	1.5 times
4	3.0 times
8	6.0 times

8
9
10
11 If the C factor of a multithreaded tool remains at 1.0 on different number of CPU
12 configurations, the tool is said to demonstrate a linear scalability. If the C factor of the tool
13 is less than 1.0, then it is said to demonstrate a sub-linear scalability. Finally, if the C factor
14 of the tool is above 1.0, then it is said to demonstrate a super-linear scalability.³²

15 In other words, if the ratio of speedup to the number of CPUs is equal to one, the tool exhibits
16 linear scalability. If the ratio exceeds one, the tool demonstrates super-linear scalability. The
17 phrase “linear to super-linear” scalable performance therefore requires the tool to exhibit at least a
18 one-to-one ratio of speedup per added processing unit. Applying this concept to concrete
19 examples, if a simulation runs twice as fast on a multithread tool using two CPUs as a tool using
20 one CPU, the tool is linear. If that same tool instead employed four CPUs, it would run the
21 simulation four times as fast. By contrast, if a multithread tool employing two CPUs instead of one
22 ran a simulation three times as fast, the ratio of speedup to CPUs would be 1.5, which is greater
23 than one and thus super-linear.

24
25
26
27 _____
28 ³² '898 patent, col. 16, ll. 26-54.

1 Dynetix admits that “[i]t is true that Synopsys’ definition uses the literal language[] found
2 in the specification,” but maintains that this “mathematical precision” is unnecessary.³³ Dynetix
3 instead urges the court to adopt the generally-understood meaning of the word “linear,” which
4 according to the Merriam-Webster Online Dictionary can mean “resembling a straight line” or
5 “having or being a response or output that is directly proportional to the input.”³⁴

6 The court finds Synopsys’ proposed construction properly mirrors the specification. In
7 defining not only “linear” but “super-linear” scalable performance, the patentee has acted as his
8 own lexicographer, and that definition is far more precise than any outside information. Dynetix
9 ignores the clear definition provided by the specification, instead advocating for extrinsic evidence
10 to control the term’s construction. The dictionary definition of “linear” provided by Dynetix
11 conflicts with the specification’s definition – a line can be “proportional” or can “resemble a
12 straight line” but still have a slope of less than one, which under the specification’s definition
13 would be sub-linear. Further, although Dynetix complains that Synopsys’ proposed construction is
14 too complicated for a jury to understand,³⁵ the opposite is true. Synopsys applies the abstract
15 concept to concrete examples in a way that the jury could comprehend.
16

17 The court modifies Synopsys’ proposed construction of “scalable performance” to
18 emphasize that it means there is a “*consistent* increase in performance for each added processing
19 unit.” Consistent increase in performance is emphasized by the table of test results excerpted
20 above.³⁶ As the number of CPUs increases from two to four to eight, the speedup also increases by
21 the same proportion each time. This demonstrates consistency in performance improvement.
22
23

24
25 ³³ Docket No. 83 at 11.

26 ³⁴ Docket No. 85, Ex. 6.

27 ³⁵ See *O2 Micro Int’l Ltd. v. Beyond Innovation Tech. Co.*, 521 F.3d 1351, 1359 (Fed. Cir. 2008).

28 ³⁶ See ‘898 patent, col. 16, ll. 26-54.

1 2 3 4	A. 3.	TERM “Achieving super-linear scalable simulation”	CONSTRUCTION This term in the preamble limits claims 36 and 45.
------------------	--------------	---	---

This term, similar to the last, appears in the preambles of claims 36 and 45:

36. A method of **achieving super-linear scalable** Hardware Description Language simulation for a multithreaded event-driven simulation for a multithreaded event-driven simulation of an integrated circuit design on a multiprocessor platform, comprising steps of:

45. A program product of **achieving super-linear scalable** Hardware Description Language simulation for an event-driven logic simulation of a circuit design on a multiprocessor platform, comprising:

As this term is almost identical to the last, one might reasonably assume that construction of this term would closely track the previous construction. The main difference is that the previous term appears in the body of the claim, while this one appears in the preamble. But before adopting the same construction, the court must ask: does the preamble language limit the claim?

The law governing whether a preamble limits the claim is not always clear.³⁷ “Whether to treat a preamble term as a claim limitation is determined on the facts of each case in light of the claim as a whole and the invention described in the patent.”³⁸ The general consensus is that the preamble may be construed as limiting if it “recites essential structure or steps, or if it is necessary to give life, meaning, and vitality to the claim.”³⁹ Conversely, if the preamble merely “extoll[s] benefits or features of the claimed invention,” it will not limit the claim scope.⁴⁰ The preamble

³⁷ See *Am. Med. Sys., Inc. v. Biolitec, Inc.*, 618 F.3d 1354, 1363 (Fed. Cir. 2010) (Dyk, J., dissenting) (“As the majority itself appears to recognize, we have not succeeded in articulating a clear and simple rule.”); *Bell Commc'ns Research, Inc. v. Vitalink Commc'ns Corp.*, 55 F.3d 615, 620 (Fed. Cir. 1995) (“Much ink has, of course, been consumed in debates regarding when and to what extent claim preambles limit the scope of the claims in which they appear.”).

³⁸ *Am. Med. Sys., Inc.*, 618 F.3d at 1358.

³⁹ *Id.*

⁴⁰ *Catalina Mktg. Int'l, Inc. v. Coolsavings.com, Inc.*, 289 F.3d 801, 808 (Fed. Cir. 2002).

1 also is not limiting if it is “duplicative” and simply “gives a descriptive name to the set of
2 limitations in the body” such that deletion of the preamble would not affect the structure or steps of
3 the invention.⁴¹

4 Dynetix claims that the phrase “to achieve” shows it is not essential to the invention but
5 merely describes desired results. This contention runs contrary to the numerous references in the
6 Abstract, Summary of the Invention, and other claims that make clear that the invention uses an
7 algorithm to achieve linear to super-linear scalability.⁴² Citing *Am. Med. Sys. Inc.*, Dynetix
8 nevertheless persists that the preamble is not essential because removing the preamble language
9 would not alter the structure or steps of the invention.⁴³ But unlike in *Am. Med. Sys. Inc.*, in claims
10 36 and 45 the preamble and the set of the limitations in the body do not appear to overlap – the rest
11 of the claim does not address any kind of performance speedup. All this indicates that the
12 preamble language describes an essential aspect of the claim that is not present in the bodies of
13 claims 36 or 45.

14
15 Even if that were not enough, Synopsys presents evidence showing the preamble language
16 was essential in distinguishing the prior art. “Clear reliance on the preamble during prosecution to
17 distinguish the claimed invention from the prior art transforms the preamble into a claim limitation
18

19
20
21
22

⁴¹ *Am. Med. Sys. Inc.*, 618 F.3d at 1358-59.

23 ⁴² See ‘898 patent at 1 (“This invention describes a multithread HDL logic simulator... it uses
24 special concurrent algorithms to accelerate the tool’s performance on multiprocessor platforms to
25 achieve linear to super-linear scalability on multiprocessor systems”); see *id.* at col. 4 ll. 5-13
26 (“This invention describes a novel concurrent, multithreaded algorithm to accelerate the execution
of logic simulation... The algorithm enables the logic simulator provided by the invention to
achieve a scalable performance (i.e. from linear to super-linear) according to the number of CPUs
on the selected platform”).

27 ⁴³ See *Am. Med. Sys., Inc.*, 618 F.3d at 1359 (holding that the preamble language “photosensitive
28 vaporization” was merely a “descriptive name for the invention [] fully set forth in the bodies of
the claims”).

1 because such reliance indicates use of the preamble to define, in part, the claimed invention.”⁴⁴

2 Here, as noted previously, the examiner rejected all of the patentee’s original claims (including the
3 claims that eventually issued as claims 36 and 45) as anticipated by five prior art references.⁴⁵ The
4 patentee then distinguished each of the prior art references on the grounds that the claimed
5 invention performed “super-linear scalable concurrent simulation.”⁴⁶ This means the preamble
6 language was crucial to the claims’ patentability and was “necessary to give life, meaning, and
7 vitality to the” claims.⁴⁷

8
9 In sum, despite the fact that the term appears in the claims’ preambles, the court finds that
10 the term “linear to super-linear scalability” limits claims 36 and 45.

11 12 13 14 15 16	A. 4.	TERM “Event queue” <i>’898 patent</i> <i>Claims 5, 36, 39, 44, 45, 48, 53</i>	CONSTRUCTION An “event” in simulation is a task to be processed at a specified time resulting in a change of state. “Event queue” is a sequence of events held in temporary storage waiting to be processed.
----------------------------------	--------------	---	---

17 The parties agree on the construction of the overarching term “event queue,” but disagree
18 about the internal definition of “event.” As an example, this term appears in claim 36 in the
19 following context:

20 36. ... (b) minimizing thread interaction and synchronization by assigning a private heap
21 memory, **event queue**, and fanout queue region for each of the master thread and slave
22 threads at the beginning of the simulation to eliminate thread synchronization resulting
23 from subsequent addition or deletion of signals or logic gate events during the simulation;
and...

24
25 ⁴⁴ *Catalina Mktg. Int’l, Inc.*, 289 F.3d at 808.

26 ⁴⁵ *See* Docket No. 99, Ex. C.

27 ⁴⁶ *See id.*, Ex. D.

28 ⁴⁷ *Am. Med. Sys. Inc.*, 618 F.3d at 1358.

1 Dynetix asks the court to construe “event” broadly as “a task to be processed at a specified
2 time and may be either a signal or logic event.” To derive this interpretation, Dynetix points to
3 both intrinsic and extrinsic evidence. The specification discloses an embodiment that “schedules
4 events for these selected signals to change states according to the stimulus specification.”⁴⁸ This
5 demonstrates that an event is not coterminous with a change of state. Dynetix concludes an event
6 can take form as either a signal or logic gate event because the specification describes an event
7 queue as “[a] linked list [that] may contain both signal events and logic gate events.”⁴⁹ Figure 21
8 also depicts an event queue consisting of different signal and gate events. The specification,
9 however, never actually defines “event.” To that end, Dynetix turns to an extrinsic source: the
10 Merriam-Webster dictionary defines an event simply as an “occurrence.”⁵⁰ Even though the
11 Merriam-Webster dictionary definition makes no mention of “a task to be processed,” Dynetix
12 argues that the broad dictionary definition supports Dynetix’s equally broad construction.

13
14 Synopsys complains that Dynetix’s definition is overbroad. While words in a claim “are
15 generally given their ordinary and customary meaning,” that meaning must be construed in terms
16 of what a person of ordinary skill in the art at the time of the invention would understand the term
17 to be.⁵¹ A technical term therefore must generally be construed “as having the meaning that it
18 would be given by persons experienced in the field of the invention,”⁵² which in this case would be
19 the field of event-driven logic simulation. It is therefore inappropriate, says Synopsys, to adopt a
20 broad definition of “event” as commonly understood outside of this specific context.
21
22

23
24 ⁴⁸ ‘898 patent, col. 6, ll. 42-44.

25 ⁴⁹ *Id.* at col. 6, ll. 46-48.

26 ⁵⁰ Docket No. 86, Ex. 7.

27 ⁵¹ *Phillips*, 415 F.3d at 1303, 1312.

28 ⁵² *Hoechst Celanese Corp. v. BP Chemicals Ltd.*, 78 F.3d 1575, 1578 (Fed. Cir. 1996).

1 To be specific to the relevant field, Synopsys argues that the definition of “event” should
2 incorporate “a change in state.” The specification describes an event-driven simulation process:

3 FIG. 3 illustrates the event-driven simulation process in which the input stimulus consists of
4 new states to be assigned to the primary input and bi-directional signals (e.g. `11, 12, and
5 B1 of FIGS. 2) of the design being simulated at various simulation time points. The
6 simulator schedules events for these selected signals to change states according to the
7 stimulus specification.⁵³

8 This indicates that in the context of event-driven simulation and the claimed invention, the events
9 cause signals to change states. The IEEE Dictionary definition further supports this claim. An
10 “event” is defined as “an occurrence that causes a change of state in a simulation.”

11 The court finds that both proposed constructions suffer from the same problem – including
12 signal or logic events in the definition of “event” is redundant given the claims’ later references in
13 the same paragraph to signals or logic gate events.⁵⁴ It is unnecessary to define an event as
14 including both signal and logic events because the claim itself later makes clear that both signals
15 and logic gates may be events. Stripping away the redundant construction language, Dynetix and
16 Synopsys’ proposed constructions are more similar than not. They both agree that the specification
17 is clear that the events are to be processed at a certain time.⁵⁵ Otherwise, while Synopsys is correct
18 that an “event” *results* in a change of state, the event itself is not coterminous with a change in
19 state. As Dynetix proposes, the event is a task to be processed that prompts the change in state.
20 Accordingly, the court finds it appropriate to construe an “event” as “a task to be processed at a
21 specified time resulting in a change of state.”

22
23
24
25
26 ⁵³ ‘898 patent, col. 6, ll. 38-44.

27 ⁵⁴ *See, e.g., id.* at col. 28, ll. 42-43.

28 ⁵⁵ *See id.* at col. 6, ll. 38-44 (“[t]he simulator schedules events for these selected signals to change states”).

A. 5.	TERM	CONSTRUCTION
	“Common design database” <i>’898 patent</i> <i>Claims 1, 2, 5-7</i>	A “design database” is a database in which the simulation later compiles design files and stimulus files supplied by the user. The phrase “common design database” means a design database which contains various compiled design modules that may be coded in different design languages that are processed by the same multithreaded simulation engine.

Claim 1 requires “pre-examining each user-specified HDL source file and automatically invoking an appropriate HDL compiler to compile a design source file into a common design database.”⁵⁶ The term also appears in a number of dependent claims.

Dynetix contends that the specification describes a “design database” as the formation of a design database: “The logic simulator compiles the design files and stimulus file supplied by the user into a database.”⁵⁷ For the meaning of the modifier “common,” Dynetix looks to another part of the specification:

To accomplish the aforementioned purposes the simulator compiles VHDL and/or Verilog design files into a common database to which the event-driven and cycle-based logic simulation will be performed.⁵⁸

This description means that design files written in different languages are pooled into the same database. Dynetix interprets “common” as this pooling of different design files in the same database, and nothing more. Dynetix argues that even though the phrase “common design database” is preceded by the article “a,” that does not mean that there is only one such database in

⁵⁶ *Id.* at col. 23, ll. 13-16.

⁵⁷ *Id.* at col. 1, ll. 32-33.

⁵⁸ *Id.* at col. 10, ll. 22-25.

1 the claimed invention; in a “comprising” claim, courts have interpreted “a” or “an” to mean “one or
2 more” unless the patentee evinces a “clear intent” otherwise.⁵⁹

3 Synopsys agrees that the “common design database” requires that the simulator compile
4 design files into the same database, whether they are coded in Verilog or VHDL languages, but
5 rejects Dynetix’s contention that the phrase refers to “one or more” such databases. Synopsys
6 argues not that the article “a” should be implied to mean one database only, which would be
7 contrary to Federal Circuit case law. Instead, Synopsys argues that the word “common” means that
8 there is only a single database that is simulated by the same simulation engine. In the specification,
9 the patentee noted and criticized known products that use two different, interconnected simulation
10 engines to simulate mixed language designs:
11

12 A few EDA vendors provide a simulation backplane to interconnect a VHDL and a Verilog
13 simulator, so that a user can simulate his VLSI design coded in both VHDL and Verilog.
14 These products are not very popular as they are expensive (i.e., users need to purchase two
separate simulators and the backplane) and inefficient in their performance.⁶⁰

15 The specification goes on to tout the claimed invention’s distinctions from those products:

16 There is therefore an apparent need for a general-purpose, multithreaded logic simulator
17 that supports both the VHDL and Verilog languages in a single program to perform both
18 a[n] event-driven and a cycle-based logic simulation on a multiprocessor platform chosen
by a user.⁶¹

19 Crucially, the specification goes on to explain that in the claimed invention, “[o]nce users’ VHDL
20 and/or Verilog designs have been compiled into the simulation database, they are being processed
21 by the same multithreaded engine.”⁶²

22
23
24 ⁵⁹ See *Baldwin Graphic Sys., Inc. v. Siebert, Inc.*, 512 F.3d 1338, 1342 (Fed. Cir. 2009) (“this court
has repeatedly emphasized that an indefinite article ‘a’ or ‘an’ in patent parlance carries the
25 meaning of ‘one or more’ in open-ended claims containing the transitional phrase ‘comprising’”).

26 ⁶⁰ ‘898 patent, col. 2, ll. 57-63.

27 ⁶¹ *Id.* at col. 3, ll. 10-14.

28 ⁶² *Id.* at col. 10, ll. 22-41.

1 The court finds Dynetix’s construction to be well-supported by the specification except for
 2 its assumption that the claim encompasses more than one “common design database.” While
 3 Dynetix is correct that the article “a” does not limit the claim to one such database, the
 4 specification makes clear that “common” means one database that is processed by a single
 5 multithreaded engine. This is the advantage that was touted by the specification – that the claimed
 6 invention could process multiple languages with the same program. Even if that were not enough,
 7 the description of the invention in the specification is unequivocal that simulations are processed
 8 “on the same multithreaded engine.”⁶³ As a result, it is appropriate to limit this claim to a single
 9 multithreaded engine.
 10

A. 6.	TERM	CONSTRUCTION
	“To create a master thread and a plurality of slave threads” <i>Claims 1, 2, 5-7, 36, 39, 44, 45, 48, 53</i>	Creating one thread for each processor where the master thread is executed on one processor and each of the slave threads is executed on a separate remaining processor.

15 This term appears in the following contexts in claims 1, 36, and 45:

- 16 1. ... (c) automatically detecting the number of microprocessors (CPUs) available on
 17 the multiprocessor platform **to create a master thread and a plurality of slave threads** for concurrent execution of the multithreaded event-driven simulation of the
 18 design to achieve linear to super-linear scalable performance speedup as according to the number of CPUs on the multiprocessor platform...
 19 36. ... (a) minimizing frequencies of thread creation and destruction by **creating a master thread and a plurality of slave threads**, based on the number of available
 20 CPUs on the multiprocessor platform, prior to the start of simulation...
 21 45. ... means to minimize frequencies of thread creation and destruction by **creating a master thread and a plurality of slave threads** based on the number of available
 22 CPUs on the multiprocessor platform, prior to the start of simulation ...
 23
 24
 25
 26

27 _____
 28 ⁶³ *Id.*

1 The parties stipulated to a term contained within this phrase: “master/slave thread” means that “in a
2 multithreaded application, the thread that controls the execution of all other threads is the ‘master
3 thread;’ the other threads that are controlled by the master thread are called ‘slave threads.’”⁶⁴

4 In light of the parties’ stipulation to construction of “master/slave thread,” Dynetix argues
5 that there is no need for further construction. Alternatively, Dynetix proposes that the term be
6 construed as “to create a master thread and two or more slave threads.”

7
8 Synopsys disagrees, arguing for a more comprehensive construction reflecting the
9 necessary one-to-one ratio between threads and CPUs. The “context in which a term is used in the
10 asserted claim can be highly instructive.”⁶⁵ Claims 1, 36, and 45 all note that the master thread and
11 plurality of slave threads are created “as according to” or “based on” the “number of CPUs on the
12 multiprocessor platform.” This demonstrates that there is a required relationship between the
13 number of CPUs on the multiprocessor platform and the number of threads.

14 The specification, Synopsys argues, further underscores the “one thread per CPU” principle
15 in the claimed invention. The patentee first described common practice in the prior art as when
16 there are n CPUs on a system, the simulator allocates $n + 1$ total threads:

17
18 Contrary to the invention, it is common practice for the prior art simulators to allocate $n + 1$
19 threads (one master and n slave threads) on an n -CPU system. The master thread’s main
20 function is to manage the execution of the slave threads to perform simulation.

21 The patentee went on to distinguish the claimed invention from the prior art:

22 In this invention, however, the master thread will spend only a minimum amount of time
23 managing the slave threads, and it shares an equal amount of workload with the $n-1$ slave
24 threads to carry out the simulation. The invention approach has the benefits for reducing
25 the idle time the master thread needed to spend in waiting for the slave-threads to complete
26 their tasks.

27 The Detailed Description of the Invention in the specification then states unequivocally that on an
28 n -CPU system, the simulator allocates “exactly n threads”:

⁶⁴ Docket No. 59 at 1.

⁶⁵ *Phillips*, 415 F.3d 1303, 1314.

To reduce the number of threads employed in a process upon which n CPUs are available on a platform, the simulator will allocate exactly n threads (one master thread and n-1 slave-threads) at program start[] up. Each of these threads will be set as a real-time thread and be scheduled by the operating system directly to bind to a hardware CPU throughout the entire simulation run. No other threads will be created during the simulation run.⁶⁶

Dynetix responds that the excerpt discussing the claimed invention vs. the prior art actually focuses on improvements of having the master thread spending only a minimum amount of time managing slave threads, but then sharing an equal amount of workload with the slave threads.⁶⁷

Dynetix also contends that “based on” does not necessarily mean there is a one-to-one ratio between CPUs and threads, but merely means that the number of CPUs is taken into consideration.

While Dynetix is correct that the claim language alone does not mandate a one-to-one ratio, claims must be read in light of the specification. Here, the specification in the Detailed Description of the Invention explains in no uncertain terms that on an n-CPU system, the simulator will allocate exactly n threads (one master thread and n-1 slave threads).⁶⁸ The specification also distinguished prior art which used n + 1 threads. If the one-to-one ratio described was of no import, there would be no reason for the specification to specifically draw this distinction.

A. 7.	TERM	CONSTRUCTION
	“Pre-examining each user-specified HDL source file” <i>Claims 1, 2, 5-7</i>	The simulator examining the content of each HDL source file to automatically detect its coded file language before compiling the source files.

The term can be found in claim 1:

1. ... (a) pre-examining each user-specified HDL source file and automatically invoking an appropriate HDL compiler to compile a design source file into a **common design database**;

⁶⁶ ‘898 patent, col. 17, ll. 51-58.

⁶⁷ *Id.* at cols. 17-18, ll. 67-2.

⁶⁸ *See id.* at col. 17, ll. 51-56.

1 Synopsys believes the specification and claim language requires that the simulator perform
2 the pre-examining feature described by the term. The specification states that “[w]hen the
3 simulator compiles a user-specified HDL source file, it will pre-examine the file content to detect
4 automatically the coded file language.”⁶⁹ Synopsys therefore seeks to make clear that it is the
5 simulator, not the user, which automatically examines the source file before it is compiled.

6 Dynetix does not believe the term contains any confusing jargon and therefore does not
7 need to be construed. Even if it were to be construed, Dynetix argues that a simple construction of
8 “examining each source file before compiling the source files” would suffice, without specifying
9 who conducts the examination. Dynetix contends that because the claim language uses the word
10 “automatically” to modify the second feature described by claim 1, or “invoking an appropriate
11 HDL compiler to compile a design source file,” the patentee clearly knew how to draft a claim to
12 cover only an automatic process, but did not do so regarding the “pre-examining” feature. Dynetix
13 further takes issue with the fact that Synopsys’ definition limits examination to the “content” of the
14 source file. Without citation, Dynetix argues that pre-examination could be “looking at the file
15 extension to determine the type of HDL used, not necessarily reviewing the contents.”⁷⁰ Lastly,
16 Dynetix complains that Synopsys has unnecessarily “cherry-picked” the term – Synopsys asked to
17 construe the term “pre-examining each user-specified [] source file,” omitting the word “HDL,”
18 and has provided no legitimate reason for doing so.

19 Contrary to Dynetix’s assertion, the term is less than clear and benefits from construction.
20 It is clear from the claim context and specification that the simulator examines the file content to
21 determine its coded file language, then uses a language-specific compiler to compile the design
22 source file. Synopsys’ proposed construction is appropriate to describe both the pre-examining
23

24
25
26
27 ⁶⁹ *Id.* at col. 9, ll. 43-46.

28 ⁷⁰ Docket No. 107 at 17.

1 process and when it takes place. As for Dynetix’s accusation of cherry-picking, this is easily
2 remedied by inserting “HDL” into Synopsys’ proposed construction, as seen above.

A. 8.	TERM	CONSTRUCTION
	“Specify remote hosts” <i>Claims 19-23</i>	The user identifying remote computers by name.

7 This term appears in terms 19-23 (“the remote access claims”), of which claims 19 and 23
8 are independent, in the following contexts:

9 19. ... installing and executing a graphical user interface program (“GUI”) on the user’s
10 local host to **specify remote hosts** on which the HDL design compilation and simulation is
to be performed ...

11 23. ... means to provide a graphical user interface program (“GUI”) on the user’s local host
12 **to specify remote hosts** on which the HDL design compilation and simulation is to be
performed ...

13 Dynetix contends that the term can be understood by its plain and ordinary meaning, but if
14 the court were to construe the term, it should be understood as “to specify the remote servers.”
15 There is no need for construction of the word “specify” because it simply means “to name or state
16 explicitly or in detail.”⁷¹

17 Synopsys on the other hand argues that it is necessary to note that the user identifies the
18 remote computers by name. The specification supports this notion, stating that “[t]his UI program
19 allows the users to specify a remote machine name, and a remote directory pathname, on which
20 they desire their HDL compilation and/or simulation to be performed.”⁷² “Name” simply means
21 the unique identification information that the user invokes to contact the remote server.⁷³
22
23

24
25 ⁷¹ Docket No. 85, Ex. 6.

26 ⁷² ‘898 patent, col. 13, ll. 12-15.

27 ⁷³ See *id.* at col. 13, ll. 61-66 (“When a user specifies a remote host name and a remote directory
28 pathname... for compilation or simulation... the UI [] will contact the remote host RMI naming
service to obtain a handle for the server by specifying the registered name of the server.”).

The court agrees with Synopsys. Synopsys’ construction finds support in the intrinsic evidence, and as Synopsys itself concedes “naming” can be the user inputting various identifying data. Even under the extrinsic dictionary definition put forth by Dynetix, the definition of “specify” includes “naming.” Synopsys’ proposed construction is consistent with that definition and does not unduly narrow claim scope.

A. 9.	TERM	CONSTRUCTION
	“Graphical user interface” or “GUI” <i>Claims 19, 23</i>	A computer user interface that allows interaction using graphical objects such as icons, images, and windows as opposed to merely a command line interface.

The term “graphical user interface,” or “GUI,” also appears in the remote access claims. The GUI is “on the user’s local host” and is used “to specify remote hosts on which the HDL design compilation and simulation is to be performed.”⁷⁴ It also “automatically activat[es] network connection... to send the user’s commands from the user’s local hosts to the remote hosts to be executed thereof.”⁷⁵

The parties agree that the graphical user interface allows the user to interact with the computer through an interface that displays icons, images, and other graphical objects. Where they differ is if a graphical user interface necessarily excludes a command line interface.

Synopsys maintains that a graphical user interface can never be a command line interface, and in fact, the two are opposites. The Dictionary of Computing defines the two interfaces as follows:

Graphical user interface (GUI): An interface between a user and a computer system that makes use of input devices other than the keyboard and presentation techniques other than

⁷⁴ *Id.* at col. 26, ll. 8-11.

⁷⁵ *Id.* at col. 26, ll. 12-15.

1 alphanumeric characters. Typical GUIs involve the use of *windows, *icons, *menus, and
2 *pointing devices.⁷⁶

3 **Command-line interface (CLI):** An interactive system where user input is achieved
4 through lines of text. The user learns these commands by consulting an online *help
5 system or reference manual. Users familiar with the interface may use abbreviations or
6 mnemonic commands to speed access and reduce the number of keystrokes required for a
7 given command.⁷⁷

8 Dynetix points out that the IEEE Dictionary of graphical user interface merely notes that it
9 is “graphical in nature,” and the “user *can* enter commands by using a mouse, icons and windows”
10 but that this is by no means necessary.⁷⁸ Dynetix also argues that Figure 13 shows a text-based
11 input system as a preferred embodiment.⁷⁹

12 The court agrees with Synopsys that a graphical user interface cannot be a command-line
13 interface. What these extrinsic definitions make clear is that the two are diametrically opposed. A
14 graphical user interface allows the user to enter commands through graphical objects, whereas a
15 command-line interface is text-based commands only. The intrinsic evidence is consistent with
16 this finding. As Synopsys notes, Figure 13 in the specification shows a graphical user interface,
17 not a command-line, because it has icons for “Add,” “Delete,” “OK,” “Cancel,” or “Help” which
18 allow the user to execute commands. A command-line interface would not have those icons but
19 would merely have a text-based input system for those commands. Accordingly, Synopsys’
20 exclusion of command-line interface from the definition of graphical user interface is appropriate.

A. 10.	TERM	CONSTRUCTION
	“By at the beginning” <i>Claim 39</i>	The court finds this term may be construed by correcting the typographical error. The phrase shall be corrected to “by the beginning.”

21 ⁷⁶ *Oxford Dictionary of Computing* 215 (4th ed. 1996).

22 ⁷⁷ *Id.* at 86.

23 ⁷⁸ *IEEE Dictionary* 458 (6th ed. 1997).

24 ⁷⁹ ‘898 patent, Fig. 13.

1 Claim 39 states:

2 39. The method of achieving super-linear scalable Hardware Description Language
3 simulation according to claim 36 further comprises the step of scheduling the master thread
4 and slave threads to bind to CPUs of the microprocessor by at the beginning of simulation
5 to eliminate the time spent in scheduling threads for execution during subsequent
6 simulation.

7 Both parties recognize that claim 39 contains a typographical error, but they dispute whether the
8 court can correct that error. “It is well-settled law that [] a district court may correct an obvious
9 error in a patent claim.”⁸⁰ However, it is equally well-established that a district court may do so
10 only if “(1) the correction is not subject to reasonable debate based on consideration of the claim
11 language and the specification and (2) the prosecution history does not suggest a different
12 interpretation of the claims.”⁸¹

13 Synopsis asserts that the term cannot be corrected because it is subject to reasonable
14 debate, and as a result is indefinite. Specifically, Synopsis identifies a reasonable dispute as to
15 whether the step of scheduling the master and slave threads to bind to the CPUs should occur “by”
16 the beginning of simulation or “at” the beginning of simulation. Other claims are of no help
17 because some require binding “prior to the start of simulation” while others require this step “at the
18 beginning of the simulation.”⁸² The specification, too, does not provide any direction as to whether
19 the binding “by” or “at the start of simulation. It states that “[e]ach of these threads will be set as a
20 real-time thread and be scheduled by the operating system directly to bind to a hardware CPU
21 throughout the entire simulation run.”⁸³

22
23
24
25 ⁸⁰ *CBT Flint Partners, LLC v. Return Path, Inc.*, 654 F.3d 1353, 1358 (Fed. Cir. 2011).

26 ⁸¹ *Id.*

27 ⁸² ‘898 patent, col. 28, ll. 35-36, 40.

28 ⁸³ *Id.* at col. 17, 54-58.

1 Dynetix in turn asserts that it does not matter whether “by” or “at” is used because it would
2 be obvious to a person skilled in the art that “the step of scheduling the master thread and the slave
3 threads to bind to CPUs” occurs before actual simulation.⁸⁴ As the Federal Circuit noted, the
4 relevant question is what a person skilled in the art would understand the phrase and claim scope to
5 be.⁸⁵ If the court corrected the construction to “at the beginning,” that would mean scheduling is a
6 part of simulation but occurs “before the core steps of simulation.”⁸⁶ If the court chose the phrase
7 “by the beginning,” that would mean that scheduling is not a part of simulation and occurs before
8 it.⁸⁷ Dynetix calls for the court to adopt the former, citing the same specification as Synopsys at
9 the excerpt, “the simulator will allocate exactly n threads... at program start[] up.”⁸⁸

11 After scrutinizing the claim language, the court agrees with Dynetix, but only in part.
12 Synopsys fails to appreciate that it is the timing of “the step of *scheduling* the... threads to bind to
13 CPUs,” not merely the binding of threads to CPUs, which is at issue here. The binding of threads
14 and CPUs plainly occurs “throughout the entire simulation run.”⁸⁹ The scheduling of that binding
15 process, however, occurs before simulation. The claim language unequivocally supports this – it
16 states that the purpose of scheduling first is “to eliminate the time spent in scheduling threads for
17

21
22 ⁸⁴ *See id.* at col. 17, ll. 51-57 (noting that n threads are allocated at program startup so that they will
each be bound to a CPU throughout the entire simulation run).

23 ⁸⁵ *CBT Flint Partners, LLC*, 654 F.3d at 1358 (“a person of skill in the art would find the claim to
24 have the same scope and meaning under each of the three possible meanings that the court found
reasonable”).

25 ⁸⁶ Docket No. 107 at 20.

26 ⁸⁷ *See id.*

27 ⁸⁸ *See* ‘898 patent, col. 17, ll. 52-54.

28 ⁸⁹ *Id.* at col. 17, ll. 57.

1 execution during subsequent simulation.”⁹⁰ The specification language quoted by both parties also
2 supports that understanding.

3 While the court agrees that either interpretation would have the same claim scope as
4 understood by a person skilled in the art, the court does not believe that “at the beginning” would
5 be the more precise correction.⁹¹ A jury member or other lay person who is not well-versed in the
6 field might read “at the beginning” as possibly coinciding with the simulation, even though a
7 person skilled in the art would not. No similar issue occurs by correcting the phrase to “by the
8 beginning,” which even to a lay person signifies that scheduling is completed by the time the
9 simulator runs any simulation. Therefore, the court chooses to correct the claim to “by the
10 beginning” to alleviate any potential misunderstanding.

A. 11.	TERM	CONSTRUCTION
	“Means to provide a graphical user interface program (‘GUI’) on the user’s local hosts” <i>Claim 23</i>	No ruling or construction in light of the court’s concern that this claim may be indefinite.

17 Claim 23 is a means-plus-function claim:

18 23. A program product of executing remote Hardware Description Language (“HDL”) compilation and multi-threaded simulation of a circuit design employing a user’s local and
19 remote single-processor or multiprocessor hosts, comprising:

20 [...]

21 **Means to provide a graphical user interface program (“GUI”) on the user’s local host to specify remote hosts on which the HDL design compilation and simulation is to be performed;**

22 **Means to automatically activate network connection by the GUI to the server program to send the user’s commands from the user’s local host to the remote hosts to be executed thereof...**

25 ⁹⁰ *Id.*

26
27 ⁹¹ The court originally agreed with Dynetix that the claim language should be corrected to “at the beginning.” *See* Docket No. 559. The court has inherent authority to change its claim construction rulings, and it finds upon further reflection that adopting slightly different language would be more appropriate.

1 A means-plus-function claim must be construed as follows. First, the court identifies the
2 function described by the claim.⁹² Second, the court looks to the specification and identifies “the
3 corresponding structure, material, or acts that perform that function.”⁹³ “A structure in the
4 specification qualifies as a corresponding structure if the specification or the prosecution history
5 clearly links or associates that structure to the function recited in the claim.”⁹⁴ “Even if the
6 specification discloses a corresponding structure, the disclosure must be adequate” in showing
7 what is meant by the claim language.⁹⁵

8
9 Dynetix identifies the claimed function of the term at issue as “to provide a GUI on the
10 user’s local hosts in a remote simulation method of claim 19.”⁹⁶ Dynetix argues that the structure
11 is a “local host” that can run the user interface,⁹⁷ but does not identify a more specific structure that
12 is described in the specification but not in the claim language. In Dynetix’s view, however,
13 someone skilled in the art would understand that the “local host” would have to be a “computer or
14 equivalent machine.”⁹⁸ It argues that the corresponding structure is therefore a “combination of
15 computer monitors, graphic drivers, input devices such as keyboard, mouse, and the enabling
16 software, allowing the user to receive, display, manipulate, and output information, graphics, and
17 commands on the user’s local hosts.”
18

19
20 ⁹² See *HTC Corp. v. IPCom GmbH & Co., KG*, 667 F.3d 127, 1278 (Fed. Cir. 2012).

21 ⁹³ *Id.*

22 ⁹⁴ *Noah Sys., Inc. v. Intuit, Inc.*, 675 F.3d 1302, 1311 (Fed. Cir. 2012).

23 ⁹⁵ *Id.* at 1311-12.

24 ⁹⁶ Docket No. 83 at 24.

25 ⁹⁷ ‘898 patent, col. 13, ll. 7-12 (“...the users need to install a server or a server program 62
26 provided by the invention on the respective machines networked with the Internet or Intranets.
27 Once the server program 62 is installed, the users then run a UI (user interface) program 63 on their
28 local hosts.”).

⁹⁸ Docket No. 83 at 24.

1 Synopsys, finding this explanation insufficient, insists the claim is indefinite. Nothing in
2 the specification explains the function of “providing a graphical user interface” as Dynetix has
3 suggested. With no function adequately described, there is also no structure linked to that function.
4 The “combination of computer monitors, graphic drivers, input devices such as keyboard and
5 mouse and the enabling software, allowing the user to receive, display, manipulate, and output
6 information, graphics, and commands on the user’s local hosts” appears nowhere in the
7 specification. As a result, there is no proper function or structure description in the specification
8 and the claim is indefinite. Synopsys argues this was an attempt by the patentee to claim the
9 method of claim 19 as an apparatus, but in purely functional terms and without any associated
10 structure.⁹⁹ This the patentee cannot do.¹⁰⁰

11 The court has serious concerns that this claim is indefinite because the specification
12 contains no reference to the claimed function and any associated structure. Further, Dynetix has
13 not identified any legitimate support for its contention that a person skilled in the art would
14 necessarily interpret a “local host” to be a “computer or equivalent machine.” Dynetix only cites
15 the inventor, Terence Chan’s bare assertion that “a person of ordinary skill in the art would surely
16 understand [a ‘local host’] to mean a computer or equivalent machine with some kind of input
17 device such as a keyboard and/or mouse.”¹⁰¹ This is plainly insufficient; “[b]road conclusory
18 statements offered by [one party’s] experts are not evidence.”¹⁰² In ruling at the claim construction
19 hearing, the court expressed that concern and invited Synopsys to bring a motion for summary
20 judgment on indefiniteness of this claim. The parties did not do so, opting to take a different
21
22
23

24 ⁹⁹ See *Med. Instrumentation & Diagnostics Corp. v. Elekta AB*, 344 F.3d 1205, 1211 (Fed. Cir.
25 2003).

26 ¹⁰⁰ See *id.*

27 ¹⁰¹ Docket No. 84 ¶ 14.

28 ¹⁰² *Telemac Cellular Corp. v. Topp Telecom, Inc.*, 247 F.3d 1316, 1329 (Fed. Cir. 2001).

1 litigation route. As the parties never provided further briefing on this issue, the court does not
2 decide this issue now.¹⁰³

3 **B. The ‘473 Patent**

B. 1.	TERM	CONSTRUCTION
	“Finite state machine” <i>Claim 7</i>	A sequential circuit whose finite number of output values at a given instant depends on either the sequence of previous inputs, the current input, or both.

4
5
6
7
8
9 The term “finite state machine” is central to the ‘473 patent and appears in multiple claims,
10 including independent claim 7:

11 7. A method of simulating a circuit on a computer system, said circuit including a computer
12 model of a **Finite State Machine (FSM)**, said computer system including a processor and
13 memory, said processor being coupled to said memory, said method comprising:
14 accessing a textual description of said computer model into a compiled computer
15 model;
16 compiling said textual description of said computer model into a compiled computer
17 model;
18 storing said compiled computer model in said memory;
19 accessing said compiled computer model;
20 accessing a first input value;
21 accessing a first delayed input value;
22 accessing a first delayed output value; and
23 executing a simulation program on said processor causing said processor to access a
24 first output value from said computer model using said first input value, said first
25 delayed input value and said first delayed output value, said first output value
26 corresponding to the output value of said circuit.¹⁰⁴

27 Synopsys contends that the term is defined by the specification:

28 Some sequential circuits, called Moore machines, have outputs that depend on a sequence
of previous inputs. Other sequential circuits, called Mealy machines, have outputs that
depend on the sequence of previous inputs and the current input. Each sequence of

25 ¹⁰³ In any event, the court found that the remote access claims are no longer at issue for other
26 reasons. *See* Docket No. 166 (denying Dynetix’s request to amend infringement contentions to
27 assert remote access claims against VCS Multicore on diligence grounds); Docket No. 362 at 12
(ruling that VCS Cloud, the only infringing device implicated by the remote access claims, does
not infringe because it does not use a GUI).

28 ¹⁰⁴ ‘473 patent, cols. 15-16, ll. 60-12.

1 previous inputs causes the circuit to assume a specific state for the sequential circuit.
2 Because sequential circuits have a finite number of these states, sequential circuits are
referred to as finite state machines (FSMs).¹⁰⁵

3 Factoring in this passage describing “Moore machines” and “Mealy machines,” both of
4 which could be finite state machines, Synopsys urges the court to construe “finite state machine” as
5 “a circuit that has a finite number of output values at a given instant that are dependent on a
6 sequence of previous inputs.” Synopsys asserts that this proposed construction also is consistent
7 with the claim language and the IEEE Dictionary, which defines “state” in the field of modeling
8 and simulation as the “values assumed at a given instant by the variables that define the
9 characteristics of a system, component, or simulation.”¹⁰⁶ Flip-flops would meet this definition –
10 they are defined by the IEEE Dictionary as “a circuit or device capable of assuming either of two
11 stable states, and which can be made to switch states by applying the proper signal or combination
12 of signals to its inputs.”¹⁰⁷

14 Dynetix, on the other hand, asks the court to interpret “finite state machine” as “a
15 computational model of sequential circuits” with “outputs that depend on, among other things, the
16 previous inputs.” Dynetix further asks the court to exclude “simple devices such as flip-flops”
17 from this definition. Looking at the same passage provided by Synopsys, Dynetix contends that
18 Synopsys’ definition is inaccurate because at least some sequential circuits (Mealy machines) have
19 outputs depends on more than just previous inputs, but also current ones. Further, the specification
20 shows that the model is intended to be a compilation of primitive devices. For example, a netlist
21 computer model is described as “a number of interconnected primitive models” and each
22
23
24
25

26 ¹⁰⁵ *Id.* at col. 1, ll. 17-26.

27 ¹⁰⁶ Docket No. 133, Ex. C.

28 ¹⁰⁷ *IEEE Dictionary* 443 (7th ed. 2000).


1 “primitive model” is described as “a model of a primitive digital device such as an AND gate, OR
2 gate, or a D flip-flop, or a multiplexor.”¹⁰⁸

3 The court finds that the passage cited by both parties provides the definition for a finite
4 state machine. What both parties miss in their briefing, however, is that both Moore machines and
5 Mealy machines are included in the definition of finite state machines. Therefore, the construction
6 of that term should include sequential circuits that depend on previous inputs, current inputs, or
7 both.

8 As for Dynetix’s proposed exclusion of flip flops from the definition of finite state machine,
9 the court sees no reason to implement such an explicit exclusion. “Negative limitations should not
10 be accepted [] absent clear disavowal, disclaimer or estoppel.”¹⁰⁹ Although Dynetix cites parts of
11 the specification describing computer model as being comprised of more “primitive models... such
12 as... a D flip-flop,”¹¹⁰ those excerpts are far from clear disavowals of claim scope because they
13 merely cite examples, not requirements. Just because some examples of finite state machines are
14 built from multiple components does not mean that all finite state machines must be so. Nothing in
15 the claim language or specification limits a finite state machine to a more complex compilation of
16 simpler components.

17 **IT IS SO ORDERED.**

18 Dated: September 11, 2013

19
20
21
22 
23 PAUL S. GREWAL
24 United States Magistrate Judge

25 _____
26 ¹⁰⁸ ‘473 patent, col. 3, ll. 37-39.

27 ¹⁰⁹ *Nuance Commc’ns, Inc. v. Abbyy Software House, Inc.*, Case No. C 08-02912 JSW, 2012 WL
28 1188903, at *4 (N.D. Cal. Apr. 9, 2012) (internal quotations omitted).

¹¹⁰ ‘473 patent, col. 2, ll. 7-11.