# EXHIBIT G



US007106646B2

# (12) United States Patent

Schoenfeld et al.

# (54) CIRCUIT AND METHOD FOR CONTROLLING A CLOCK SYNCHRONIZING CIRCUIT FOR LOW POWER REFRESH OPERATION

(75) Inventors: **Aaron M. Schoenfeld**, Boise, ID (US); **Ross E. Dermott**, Boise, ID (US)

(73) Assignee: Micron Technology, Inc., Boise, ID

(US)

(\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

This patent is subject to a terminal disclaimer.

(21) Appl. No.: 11/184,187

(22) Filed: Jul. 18, 2005

(65) **Prior Publication Data** 

US 2005/0254327 A1 Nov. 17, 2005

### Related U.S. Application Data

- (63) Continuation of application No. 10/684,123, filed on Oct. 9, 2003, now Pat. No. 6,975,556.
- (51) **Int. Cl.** *G11C 7/00* (2006.01)

(10) Patent No.: US 7,106,646 B2

(45) **Date of Patent:** \*Sep. 12, 2006

See application file for complete search history.

### (56) References Cited

## U.S. PATENT DOCUMENTS

5,987,244	Α	11/1999	Kau et al	395/555
6,208,577	B1*	3/2001	Mullarkey	365/222
6,525,988	B1	2/2003	Ryu et al	365/233
6,728,157	B1	4/2004	Yagishita et al	365/222
6,826,106	B1	11/2004	Chen	365/222


\* cited by examiner


Primary Examiner—Son T. Dinh (74) Attorney, Agent, or Firm—Dorsey & Whitney LLP

# (57) ABSTRACT

A method and apparatus is provided for idling a clock synchronizing circuit during at least a portion of time during execution of a refresh operation in a memory device. In a memory device receiving an external clock signal, a method and apparatus for executing a refresh operation is provided that includes initiating at least one refresh operation in the memory device, and ceasing generation of an internal clock signal timed with respect to the external clock signal for at least a portion of the time in which at least one refresh operation takes to complete.

### 27 Claims, 4 Drawing Sheets








Fig. 2





Fig. 4






Fig. 5

# CIRCUIT AND METHOD FOR CONTROLLING A CLOCK SYNCHRONIZING CIRCUIT FOR LOW POWER REFRESH OPERATION

# CROSS-REFERENCE TO RELATED APPLICATION

This application is a continuation of U.S. patent application Ser. No. 10/684,123, filed Oct. 9, 2003 now U.S. Pat. 10 No. 6,975,556.

## TECHNICAL FIELD

The present invention relates generally to synchronous 15 integrated circuits, and more specifically, to a control circuit for idling a synchronizing circuit during a refresh operation, such as in a synchronous dynamic random access memory device.

### BACKGROUND OF THE INVENTION

In synchronous integrated circuits, the integrated circuit is clocked by an external clock signal and performs operations at predetermined times relative the rising and falling edges 25 of the applied clock signal. Examples of synchronous integrated circuits include synchronous memory devices such as synchronous dynamic random access memories (SDRAMs), synchronous static random access memories (SSRAMs), and packetized memories like SLDRAMs and RDRAMs, 30 and include other types of integrated circuits as well, such as microprocessors. In SDRAM devices, the memory core typically consists of an array of volatile dynamic random access memory (DRAM) cells. As well known in the art, DRAM cells are volatile because of the manner in which 35 data is stored, namely, as the presence or absence of charge across a capacitor. Due to leakage currents inherent in the design of semiconductor DRAM cells, the capacitor can maintain its charge for only a finite time. As a result, the DRAM cells must be periodically "refreshed" in order to 40 maintain the respective data states. The mechanism by which the memory cells of DRAM and SDRAM devices are refreshed is well known in the art.

With specific reference to SDRAM devices, the timing of signals external to a synchronous memory device is deter- 45 mined by the external clock signal, and operations within the memory device typically must be synchronized to external operations. The timing of signals external to a synchronous memory device is determined by the external clock signal, and operations within the memory device typically must be 50 synchronized to external operations. For example, data are placed on a data bus by the memory device in synchronism with the external clock signal, and consequently, the memory device must provide the data to the bus at the proper times. To provide the data at the correct times, an internal 55 clock signal is developed in response to the external clock signal, and is typically applied to latches contained in the memory device to thereby clock the data onto the data bus. The internal clock signal and external clock must be synchronized to ensure the internal clock signal clocks the 60 latches at the proper times to successfully output the data at the proper times.

As used herein, the term synchronized includes signals that are coincident and signals that have a desired delay relative to one another. Additionally, in the present description, "external" is used to refer to signals and operations outside of the memory device, and "internal" to refer to

2

signals and operations within the memory device. Moreover, although the present description is directed to synchronous memory devices, the principles described herein are equally applicable to other types of synchronous integrated circuits.

To synchronize external and internal clock signals in modern synchronous memory devices, a number of different approaches have been considered and utilized, including using clock synchronizing circuits that can generate an output clock signal synchronized with an input clock signal. Examples of conventional clock synchronizing circuits include delay-locked loops (DLLs), phased-locked loops (PLLs), and synchronous mirror delays (SMDs), as will be appreciated by those skilled in the art. As well known, conventional clock synchronizing circuits typically include a variable delay line that is used in generating a synchronized output clock signal. For example, in conventional DLLs, the variable delay line is part of a timing feedback loop. The phase difference between the input and output clock signals are compared, and a control signal indicative 20 of the phase difference is generated. The control signal can then be used to incrementally adjust the variable delay line until the delay results in a synchronized output clock signal. When the appropriate delay time is achieved, the DLL is said to be "locked." Even after the DLL is locked, the DLL constantly monitors for changes that affect the synchronization between the input and output clock signals, such as voltage variations, changes in operating temperature, and the like, and adjust the time delay accordingly in order to keep the synchronized output clock signal from excessively drifting out of synchronization.

The variable delay line is often formed from a number of serially-connected individual delay stages, with individual delay stages being added or removed to adjust the variable delay, as will be understood by those skilled in the art. For example, a plurality of serially-connected delay stages could be used to form the variable delay line, with one of the inputs of the different delay stages being selected as the entry point for the input clock signal in response to a control signal in order to control the length of the variable delay. A large number of stages in the variable delay line is desirable because each stage can have an incremental delay, which can provide better resolution in controlling the value of the variable delay. In addition, as well known, the lowest input clock frequency at which the DLL can operate is limited by the maximum variable delay that can be provided by the variable delay line.

The desired fine resolution and maximum variable delay that the variable delay line must provide can result in significant power consumption by the synchronizing clock circuit, which may be undesirable particularly where the memory device is used in a low-power application. For example, when the synchronous memory device is contained in a portable battery-powered device. One reason for greater power consumption when using more delay stages is the manner in which the input clock signal is applied to the delay stages of the variable delay line. As well known, each of the delay stages typically receives the input clock signal, and the delay time is adjusted by selecting the entry point of the input clock signal to the chain of delay stages. The input clock signal then propagates through the delay stages until being output by the last delay stage in the chain. It will be appreciated that the entry point may be in the "middle" of the chain of delay stages. Although the "upstream" delay stages are not used in synchronizing the output clock signal, they nevertheless are clocked by the input clock signal, causing the toggling of logic gates in each delay stage. The resulting switching current is wasted, since as previously

discussed, the upstream delay stages are not utilized in generating the synchronized output clock signal. Additionally, the circuitry that is driven by the synchronized output clock signal, such as in the previously described case with synchronizing output data by clocking latches with the synchronized clock signal, will continue to consume power as the synchronized output clock signal transitions due to switching currents in the output circuitry.

### SUMMARY OF THE INVENTION

In one aspect of the invention a volatile memory device includes a clock controller that controls a clock circuit to idle for at least a portion of time during which memory cells of a memory-cell array are refreshed. In another aspect of the 15 invention a memory device includes a refresh circuit, a synchronizing clock circuit and a synchronizing clock control circuit. The refresh circuit is coupled to a memory-cell array and a control circuit of the memory device. The refresh circuit is operable to perform a refresh operation for memory 20 cells of the memory-cell array in response to a refresh command signal provided by the control circuit. The refresh operation has a refresh time period during which the refresh operation is completed. The synchronizing clock circuit is coupled to the control circuit and is operable to generate an 25 internal clock signal timed with respect to an input clock signal. The synchronizing clock control circuit is coupled to the synchronizing clock circuit and the control circuit. The synchronizing clock control circuit is operable to control the synchronizing clock circuit to cease generating the internal 30 clock signal for at least a portion of the refresh time period for a refresh operation.

## BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a functional block diagram of a synchronous memory device in which embodiments of the present invention can be utilized.

FIG. 2 is a simplified functional block diagram of a delay-locked loop control circuit according to an embodiment of the present invention.

FIG. 3 is a timing diagram of various signals during the operation of an embodiment of the present invention.

FIG. 4 is a simplified functional block diagram of a delay-locked loop control circuit according to an alternative 45 embodiment of the present invention.

FIG. 5 is a simplified functional block diagram of a processor-based system including the synchronous memory device of FIG. 1.

# DETAILED DESCRIPTION OF THE INVENTION

FIG. 1 is a functional block diagram of a memory device 100 in which embodiments of the present invention can be 55 implemented. Certain details are set forth below to provide a sufficient understanding of the invention. However, it will be clear to one skilled in the art that the invention may be practiced without these particular details. In other instances, well-known circuits, control signals, and timing protocols 60 have not been shown in detail in order to avoid unnecessarily obscuring the invention. The memory device 100 in FIG. 1 is a double-data rate (DDR) synchronous dynamic random access memory ("SDRAM"), although the principles described herein are applicable to any memory device that 65 may include a synchronizing circuit for synchronizing internal and external signals, such as conventional synchronous

4

DRAMs (SDRAMs), as well as packetized memory devices like SLDRAMs and RDRAMs, and are equally applicable to any integrated circuit that must synchronize internal and external clocking signals.

The memory device 100 includes a control logic and command decoder 134 that receives a plurality of command and clocking signals over a control bus CONT, typically from an external circuit such as a memory controller (not shown). The command signals typically include a chip select 10 signal CS\*, a write enable signal WE\*, a column address strobe signal CAS\*, and a row address strobe signal RAS\*, while the clocking signals include a clock enable signal CKE and complementary clock signals CLK, CLK\*, with the "\*" designating a signal as being active low. The command signals CS\*, WE\*, CAS\*, and RAS\* are driven to values corresponding to a particular command, such as a read, write, or auto-refresh command. The CKE signal is used to activate and deactivate the internal clock, input buffers and output drivers. In response to the clock signals CLK, CLK\*, the command decoder 134 latches and decodes an applied command, and generates a sequence of clocking and control signals that control the components 102–132 to execute the function of the applied command. The command decoder 134 latches command and address signals at positive edges of the CLK, CLK\* signals (i.e., the crossing point of CLK going high and CLK\* going low), while the input registers 130 and data drivers 124 transfer data into and from, respectively, the memory device 100 in response to both edges of the data strobe signal DQS and thus at double the frequency of the clock signals CLK, CLK\*. This is true because the DQS signal has the same frequency as the CLK, CLK\* signals. The memory device 100 is referred to as a double-data-rate device because the data words DQ being transferred to and from the device are transferred at double the rate of a conventional SDRAM, which transfers data at a rate corresponding to the frequency of the applied clock signal. The detailed operation of the control logic and command decoder 134 in generating the control and timing signals is conventional, and thus, for the sake of brevity, will not be described in more detail.

Further included in the memory device 100 is an address register 102 that receives row, column, and bank addresses over an address bus ADDR, with a memory controller (not shown) typically supplying the addresses. The address register 102 receives a row address and a bank address that are applied to a row address multiplexer 104 and bank control logic circuit 106, respectively. The row address multiplexer 104 applies either the row address received from the address register 102 or a refresh row address from a refresh counter 50 108 to a plurality of row address latch and decoders 110A-D. The bank control logic 106 activates the row address latch and decoder 110A-D corresponding to either the bank address received from the address register 102 or a refresh bank address from the refresh counter 108, and the activated row address latch and decoder latches and decodes the received row address. In response to the decoded row address, the activated row address latch and decoder 110A–D applies various signals to a corresponding memory bank 112A-D to thereby activate a row of memory cells corresponding to the decoded row address. Each memory bank 112A-D includes a memory-cell array having a plurality of memory cells arranged in rows and columns, and the data stored in the memory cells in the activated row is stored in sense amplifiers in the corresponding memory bank. The row address multiplexer 104 applies the refresh row address from the refresh counter 108 to the decoders 110A-D and the bank control logic circuit 106 uses the

refresh bank address from the refresh counter when the memory device 100 operates in an auto-refresh or self-refresh mode of operation in response to an auto- or self-refresh command being applied to the memory device 100, as will be appreciated by those skilled in the art.

A column address is applied on the ADDR bus after the row and bank addresses, and the address register 102 applies the column address to a column address counter and latch 114 which, in turn, latches the column address and applies the latched column address to a plurality of column decoders 10 116A-D. The bank control logic 106 activates the column decoder 116A-D corresponding to the received bank address, and the activated column decoder decodes the applied column address. Depending on the operating mode of the memory device 100, the column address counter and latch 114 either directly applies the latched column address to the decoders 116A-D, or applies a sequence of column addresses to the decoders starting at the column address provided by the address register 102. In response to the column address from the counter and latch 114, the activated 20 column decoder 116A–D applies decode and control signals to an I/O gating and data masking circuit 118 which, in turn, accesses memory cells corresponding to the decoded column address in the activated row of memory cells in the memory bank 112A–D being accessed.

During data read operations, data being read from the addressed memory cells is coupled through the I/O gating and data masking circuit 118 to a read latch 120. The I/O gating and data masking circuit 118 supplies N bits of data to the read latch 120, which then applies two N/2 bit words 30 to a multiplexer 122. In the embodiment of FIG. 1, the circuit 118 provides 64 bits to the read latch 120 which, in turn, provides two 32 bits words to the multiplexer 122. A data driver 124 sequentially receives the N/2 bit words from the multiplexer 122 and also receives a data strobe signal 35 DQS from a strobe signal generator 126 and a delayed clock signal CLKDEL from a delay locked loop (DLL) 123. Coupled to the DLL 123 is a DLL control circuit 125. The DLL control circuit 125 receives an auto-refresh activation signal AREF that is generated by the control logic 134, as 40 known in the art. As will explained in more detail below, the DLL control circuit 125 generates a control signal to put the DLL 123 in an idle state in response to the AREF signal, that is, when an auto-refresh operation has been requested.

The DQS signal is used by an external circuit such as a 45 memory controller (not shown) in latching data from the memory device 100 during read operations. In response to the delayed clock signal CLKDEL, the data driver 124 sequentially outputs the received N/2 bits words as a corresponding data word DQ, each data word being output in 50 synchronism with a rising or falling edge of a CLK signal that is applied to clock the memory device 100. The data driver 124 also outputs the data strobe signal DQS having rising and falling edges in synchronism with rising and falling edges of the CLK signal, respectively. Each data 55 word DQ and the data strobe signal DQS collectively define a data bus. As will be appreciated by those skilled in the art, the CLKDEL signal from the DLL 123 is a delayed version of the CLK signal, and the DLL 123 adjusts the delay of the CLKDEL signal relative to the CLK signal to ensure that the 60 DQS signal and the DQ words are placed on the data bus to meet published timing specifications for the memory device 100. The data bus also includes masking signals DM0-M, which will be described in more detail below with reference to data write operations.

During data write operations, an external circuit such as a memory controller (not shown) applies N/2 bit data words

6

DQ, the strobe signal DQS, and corresponding data masking signals DM0-X on the data bus. A data receiver 128 receives each DQ word and the associated DM0-X signals, and applies these signals to input registers 130 that are clocked by the DQS signal. In response to a rising edge of the DQS signal, the input registers 130 latch a first N/2 bit DQ word and the associated DM0-X signals, and in response to a falling edge of the DQS signal the input registers latch the second N/2 bit DQ word and associated DM0-X signals. The input register 130 provides the two latched N/2 bit DQ words as an N-bit word to a write FIFO and driver 132, which clocks the applied DQ word and DM0-X signals into the write FIFO and driver in response to the DQS signal. The DQ word is clocked out of the write FIFO and driver 132 in response to the CLK signal, and is applied to the I/O gating and masking circuit 118. The I/O gating and masking circuit 118 transfers the DQ word to the addressed memory cells in the accessed bank 112A-D subject to the DM0-X signals, which may be used to selectively mask bits or groups of bits in the DQ words (i.e., in the write data) being written to the addressed memory cells.

FIG. 2 shows a DLL control circuit 200 according to an embodiment of the present invention. The DLL control circuit 200 can be substituted for the DLL control circuit 125 (FIG. 1). As previously discussed with respect to FIG. 1, the DLL control circuit 200 can be used to put the DLL into an idle state during a memory cell refresh operation, thereby significantly reducing switching currents of the DLL during this time, and consequently, conserving power. The DLL control circuit 200 includes a Boolean OR gate 202 having a complementary clock enable signal CKEf applied to a first input and an auto-refresh activation signal AREF applied to a second input. The output of the OR gate 202 provides a DLL idle signal DLL\_FRZN that is used to place the DLL into an idle state.

The CKEf signal is indicative when the internal clock generator has been deactivated. That is, when the CKE signal (FIG. 1) is LOW and the internal clock is deactivated, the CKEf signal is HIGH. Conversely, a LOW CKEf signal is indicative of the clock generator being enabled. As known in the art, the CKE signal is often used to place the memory device into a "power down" state. During this state, the memory device is designed to consume minimal power but maintain the integrity of data stored by the memory cells. Typically, as part of the process of entering the power down state, non-critical circuitry is disabled to eliminate extraneous switching currents within the memory device. In some applications, the output circuitry, including any DLLs, are put into an idle state. As shown in FIG. 2, when the CKEf signal is HIGH, in response to a LOW CKE signal applied to the memory device 100 (FIG. 1), a HIGH DLL\_FRZN signal will be generated to idle the DLL 123. In an idle state, the DLL 123 ceases to generate a synchronized output clock signal, but maintains the current setting of its delay line so that when the DLL 123 exits the idle state, the DLL 123 can begin generating a synchronized output clock signal based on the last delay setting of the variable delay line. Although changes in voltages and temperature may cause the synchronization of the output clock signal to drift, the DLL 123 can reacquire lock on the input clock signal much more quickly than if the DLL 123 had been completely reset.

The AREF signal, as previously mentioned, is generated in response to the memory device receiving external command signals for performing an auto-refresh operation. As known in the art, when an auto-refresh command is received by a memory device, memory cells corresponding to an internally generated address are refreshed in a conventional

manner. The AREF signal is typically provided to the appropriate circuitry to initiate the auto-refresh operation, and is often used as an internal timing signal for the auto-refresh operation as well. As also known in the art, once the internal refresh operation is initiated, a minimum time is 5 required for the refresh operation to complete before a new command can be initiated.

In the embodiment of the present invention illustrated in FIG. 2, the AREF signal is additionally provided to the OR gate 202 in order to cause the DLL control circuit 200 to 10 generate an active DLL FRZN signal and put the DLL 123 into an idle state. As a result, the DLL 123 can be put into an idle state during an auto-refresh operation, as timed by the AREF signal. As previously discussed, a minimum time is required for the refresh operation to complete before a 15 new command can be initiated. In one embodiment, the DLL 123 is taken out of the idle state prior to the expiration of this time to allow for the DLL 123 to adjust for any changes in voltage or temperature before the next command is executed. As illustrated in FIG. 3, and will be explained in 20 more detail below, in such an embodiment, a properly timed AREF signal can be used to time the idle state for the DLL 123. At a time T0, an auto-refresh command REF is latched by the memory device 100. The control logic 834 interprets the auto-refresh command and generates internal signals to 25 initiate the auto-refresh operation. As part of initiating the operation, an active AREF signal is generated by the control logic 134 at a time T1. In response, the DLL control circuit 125 generates an active DLL\_FRZN signal that causes the DLL **123** to enter an idle state. As a result, the output clock 30 signal CLKDEL of the DLL 123 ceases to transition between clock states and maintains the last clock state at the time the DLL 123 became idle. At a time T2, the refresh operation has completed internally and the AREF signal becomes inactive. In response, the DLL control circuit 200 generates 35 a LOW DLL\_FRZN signal that causes the DLL 123 to exit the idle state and begin generating an output clock signal. The time between T0 and T2 is commonly referred to as tRAS. As previously discussed, the DLL 123 will begin variable delay line at the time the DLL 123 became idle. At a time T3, a new command is latched by the memory device, and execution of the command can begin. In the time between T2 and T3, commonly referred to as tRP, the DLL 123 will have time to adjust the variable delay line, if 45 necessary, to accommodate changes that affect the timing of the DLL 123, such as changes in voltage or temperature. Thus, by the time the next memory command CM1 is latched at the time T3, the DLL 123 will have adjusted for any synchronization drift, and will provide an output clock 50 signal that is again in synchronicity with the CLK signal.

It will appreciated that by placing the DLL 123 into an idle state for at least a portion of an auto-refresh cycle, the average power consumed by the memory device during the auto-refresh operation can be reduced. Additional power 55 savings is achieved by the fact that output circuitry driven by the synchronous output clock signal of the DLL 123, such as the data drivers 124, will also consume less power because switching currents during the auto-refresh operation will be reduced by the idle DLL 123. In contrast to embodiments of 60 the present invention, typical memory devices leave the full DLL enabled during auto-refresh operations to ensure that the DLL continuously monitors voltage and changes, regardless of the auto-refresh cycle time. As previously discussed, the concern is that the synchronized output clock signal of 65 the DLL will drift excessively unless the DLL constantly monitors and adjusts for changes in operating conditions that

8

affect synchronization. However, in embodiments of the present invention, sufficient time is provided for the DLL 123 following the completion of the auto-refresh operation internally to make any necessary adjustments to changes in the operating condition that will affect the synchronization of the output clock signal before execution of the following memory command begins. The length of time provided to the DLL 123 to adjust is a design choice that is well within the understanding of those ordinarily skilled in the art.

It will be further appreciated that the timing diagram of FIG. 3 has been provided by way of example, and that the particular signals and timing are merely representative of the operation of an embodiment of the present invention. However, the timing diagram should not be interpreted as limiting the scope of the present invention to any particular embodiment described herein.

In the timing diagram of FIG. 3, the auto-refresh command REF at T0 is eventually followed by a memory command CMD at the time T3. It will be appreciated, however, that several auto-refresh commands can be issued to the memory device in sequence to perform a "burst" auto-refresh operation. In the embodiment described with respect to FIGS. 2 and 3, the DLL cycles through entering the idle state and exiting the idle state for every auto-refresh operation. Thus, the DLL will have the opportunity to evaluate any changes affecting synchronization changes in voltage and temperature) and make adjustments every auto-refresh cycle to re-synchronize, if necessary. However, in alternative embodiments of the present invention, additional logic circuitry is included in the DLL control circuit 200 (FIG. 2) in order to put the DLL in an idle state every n auto-refresh cycles. In such an embodiment, the DLL is allowed to monitor changes in the operating condition for greater lengths of time for a sequence of auto-refresh operations in comparison to the embodiment discussed with respect to FIG. 3. It may be desirable to have such an embodiment in order to more closely maintain synchronization with the input clock signal.

FIG. 4 illustrates a DLL control circuit 123 according to generating an output clock signal using the setting of the 40 an alternative embodiment of the present invention. The DLL control circuit 123 includes an asynchronous counter circuit 404 having an input to which the AREF signal is applied, and an output from which an output signal is provided to a first input of a Boolean AND gate 202. A second input of the AND gate 202 receives the AREF signal. The AND gate 202 provides an output signal to a first input of a Boolean OR gate 406. A second input of the OR gate receives the CKEf signal. In operation, the asynchronous counter 404 counts the number of cycles of the AREF signal and outputs an active COUNT signal at n-1 cycles of the AREF signal. In response to both the COUNT signal and the AREF signal being HIGH, the OR gate 406 will output an active DLL\_FRZN signal. In this manner, the DLL will be put into an idle state once every n cycles of the AREF signal, that is, once for every n auto-refresh operations. The asynchronous counter 404 is of conventional design and operation, and those ordinarily skilled in the art have sufficient understanding to provide a suitable counter circuit.

FIG. 5 is a block diagram of a processor-based system 500 including computer circuitry 502 including the memory device 100 of FIG. 1. Typically, the computer circuitry 502 is coupled through address, data, and control buses to the memory device 100 to provide for writing data to and reading data from the memory device. The computer circuitry 502 includes circuitry for performing various computing functions, such as executing specific software to perform specific calculations or tasks. In addition, the pro-

cessor-based system 500 includes one or more input devices 504, such as a keyboard or a mouse, coupled to the computer circuitry 502 to allow an operator to interface with the computer system. Typically, the processor-based system 500 also includes one or more output devices 506 coupled to the computer circuitry 502, such as output devices typically including a printer and a video terminal. One or more data storage devices 508 are also typically coupled to the computer circuitry 502 to store data or retrieve data from external storage media (not shown). Examples of typical storage devices 508 include hard and floppy disks, tape cassettes, compact disk read-only (CD-ROMs) and compact disk read-write (CD-RW) memories, and digital video disks (DVDs).

From the foregoing it will be appreciated that, although 15 specific embodiments of the invention have been described herein for purposes of illustration, various modifications may be made without deviating from the spirit and scope of the invention. Accordingly, the invention is not limited except as by the appended claims.

The invention claimed is:

- 1. A volatile memory device, comprising:
- an address bus;
- a control bus;
- a data bus;
- an address decoder coupled to the address bus;
- a read/write circuit coupled to the data bus;
- a control circuit coupled to the control bus;
- a memory-cell array coupled to the address decoder, 30 control circuit, and read/write circuit;
- a clock circuit configured to generate an internal clock signal from an external clock signal; and
- a clock circuit controller coupled to the control circuit and the clock circuit and operable to control the clock circuit to idle for at least a portion of time during which memory cells of the memory-cell array are refreshed.
- 2. The volatile memory of claim 1 wherein the refresh operation comprises an auto-refresh operation and wherein the clock circuit controller comprises a controller operable to control the clock circuit to idle for at least a portion of time during each auto-refresh operation performed on the memory cell array.
- 3. The volatile memory of claim 2 wherein the clock controller comprises an OR logic gate having a first input to receive a refresh command signal from the control circuit and a second input to receive a clock-enable signal, the OR logic gate further having an output coupled to the clock circuit to provide a signal in response to which the clock circuit idles.
- **4**. The volatile memory of claim **1** wherein the refresh operation comprises an auto-refresh operation and wherein the clock circuit controller comprises a controller operable to control the clock circuit to idle for at least a portion of time during one auto-refresh refresh operation for every N <sub>55</sub> auto-refresh operations.
- 5. The volatile memory of claim 4 wherein the clock controller comprises:
  - a counter circuit having an input coupled to the control circuit to receive a refresh command signal, the counter 60 circuit operable to generate an active output signal at an output in response to counting N active refresh command signals;
  - an AND logic gate having a first input coupled to the control circuit to receive the refresh command signal and a second input coupled to the output of the counter circuit and further having an output; and

10

- an OR logic gate having a first input coupled to the output of the AND logic gate and a second input coupled to the control circuit to receive a clock-enable signal, the OR logic gate further having an output coupled to the clock circuit to provide a signal in response to which the clock circuit idles.
- **6**. The volatile memory of claim **1** wherein the clock circuit comprises a delay-locked loop.
- 7. The volatile memory of claim 1 wherein the a read/write circuit comprises a synchronous output buffer operable to output data responsive the internal clock signal generated by the clock circuit.
- **8**. The volatile memory of claim **1**, further comprising a refresh circuit operable to perform a refresh operation for memory cells of the memory-cell array.
- **9**. The memory device of claim **8** wherein the refresh circuit includes a refresh counter operable to provide a memory address of memory cells of the memory-cell array to be refreshed.
- 10. A memory device, comprising:
  - an address bus;
  - a control bus:
  - a data bus:
- an address decoder coupled to the address bus;
- a read/write circuit coupled to the data bus;
  - a control circuit coupled to the control bus;
  - a memory-cell array coupled to the address decoder, control circuit, and read/write circuit;
  - a refresh circuit coupled to the memory-cell array and the control circuit and operable to perform a refresh operation for memory cells of the memory-cell array in response to a refresh command signal provided by the control circuit, the refresh operation having a refresh time period during which the refresh operation is completed;
  - a synchronizing clock circuit coupled to the control circuit and operable to generate an internal clock signal timed with respect to an input clock signal; and
  - a synchronizing clock control circuit coupled to the synchronizing clock circuit and the control circuit, the synchronizing clock control circuit operable to control the synchronizing clock circuit to cease generating the internal clock signal for at least a portion of the refresh time period for a refresh operation.
- 11. The memory device of claim 10 wherein the synchronizing clock circuit comprises a delay-locked loop.
- 12. The memory device of claim 10 wherein the refresh operation comprises an auto-refresh operation and wherein the synchronizing clock control circuit comprises a control circuit operable to control the synchronizing clock circuit to cease generating the internal clock signal for at least a portion of the refresh time period for each auto-refresh operation.
- 13. The memory device of claim 10 wherein the synchronizing clock control circuit comprises an OR logic gate having a first input to receive the refresh command signal and a second input coupled to receive a clock-enable signal, the OR logic gate further having an output coupled to the synchronizing clock circuit to provide a control signal in response to which the synchronizing clock circuit ceases generating the internal clock signal.
- 14. The memory device of claim 10 wherein the refresh operation comprises an auto-refresh operation and wherein the synchronizing clock control circuit comprises a control circuit operable to control the synchronizing clock circuit to cease generating the internal clock signal for at least a

portion of the refresh time period for one auto-refresh operation for every N auto-refresh operations.

- 15. The memory device of claim 14 wherein the control circuit comprises
  - a counter circuit having an input coupled to the control 5 circuit to receive the refresh command signal, the counter circuit operable to generate an active output signal at an output in response to counting n active refresh command signals
  - an AND logic gate having a first input coupled to the 10 control circuit to receive the refresh command signal and a second input coupled to the output of the counter circuit and further having an output; and
  - an OR logic gate having a first input coupled to the output of the AND logic gate and a second input coupled to the 15 control circuit to receive a power-down signal, the OR logic gate further having an output coupled to the synchronizing clock circuit to provide the idle signal.
- **16.** The memory device of claim **10** wherein the refresh circuit includes a refresh counter operable to provide a 20 memory address of memory cells of the memory-cell array to be refreshed.
- 17. The memory device of claim 10 wherein the synchronizing clock control circuit comprises a control circuit operable to enable the synchronizing clock circuit to begin 25 generating the internal clock signal before the refresh time period elapses.
- 18. The memory device of claim 10 wherein the a read/write circuit comprises a synchronous output buffer operable to output data responsive the internal clock signal 30 generated by the synchronizing clock circuit.
  - 19. A processor-based system, comprising:
  - a processor having a processor bus;
  - a system controller coupled to the processor bus, the system controller having a system memory port and a 35 peripheral device port;
  - at least one input device coupled to the peripheral device port of the system controller;
  - at least one output device coupled to the peripheral device port of the system controller;
  - at least one data storage device coupled to the peripheral device port of the system controller, and
  - a volatile memory device coupled to the processor, the memory device comprising:
    - an address bus;
    - a control bus;
    - a data bus:
    - an address decoder coupled to the address bus;
    - a read/write circuit coupled to the data bus;
    - a control circuit coupled to the control bus;
    - a memory-cell array coupled to the address decoder, control circuit, and read/write circuit;
    - a clock circuit configured to generate an internal clock signal from an external clock signal; and
    - a clock circuit controller coupled to the control circuit 55 and the clock circuit and operable to control the

12

- clock circuit to idle for at least a portion of time during which memory cells of the memory cell array are refreshed.
- 20. The processor-based system of claim 19 wherein the refresh operation comprises an auto-refresh operation and wherein the clock circuit controller of the volatile memory comprises a controller operable to control the clock circuit to idle for at least a portion of time during each auto-refresh operation performed on the memory cell array.
- 21. The processor-based system of claim 20 wherein the clock controller comprises an OR logic gate having a first input to receive a refresh command signal from the control circuit and a second input to receive a clock-enable signal, the OR logic gate further having an output coupled to the clock circuit to provide a signal in response to which the clock circuit idles.
- 22. The processor-based system of claim 19 wherein the refresh operation comprises an auto-refresh operation and wherein the clock circuit controller of the volatile memory comprises a controller operable to control the clock circuit to idle for at least a portion of time during one auto-refresh refresh operation for every N auto-refresh operations.
- 23. The processor-based system of claim 22 wherein the clock controller of the volatile memory comprises:
  - a counter circuit having an input coupled to the control circuit to receive a refresh command signal, the counter circuit operable to generate an active output signal at an output in response to counting N active refresh command signals;
  - an AND logic gate having a first input coupled to the control circuit to receive the refresh command signal and a second input coupled to the output of the counter circuit and further having an output; and
  - an OR logic gate having a first input coupled to the output of the AND logic gate and a second input coupled to the control circuit to receive a clock-enable signal, the OR logic gate further having an output coupled to the clock circuit to provide a signal in response to which the clock circuit idles.
- 24. The processor-based system of claim 19 wherein the clock circuit of the volatile memory comprises a delay-locked loop.
- 25. The processor-based system of claim 19 wherein the a read/write circuit of the volatile memory comprises a
  45 synchronous output buffer operable to output data responsive the internal clock signal generated by the clock circuit.
- 26. The processor-based system of claim 19 wherein the volatile memory further comprises a refresh circuit operable to perform a refresh operation for memory cells of the memory-cell array.
  - 27. The processor-based system of claim 26 wherein the refresh circuit includes a refresh counter operable to provide a memory address of memory cells of the memory-cell array to be refreshed.

\* \* \* \* \*