

Exhibit 1**STC.UNM v. Intel****Invalidity Claim Chart Comparing '998 Patent to Jinbo '222**


The following asserted claims of STC.UNM's U.S. Pat. No. 6,042,998 are invalidated pursuant to 35 U.S.C. § 102 and/or § 103, alone or in combination with other references, by the prior art reference Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo *et al.*, entitled "Pattern Formation Method," with publication date March 5, 1992 ("Jinbo '222"). These preliminary invalidity contentions are based on information currently known to Intel, and, as a result, apply interpretations apparently or potentially adopted by STC.UNM. Intel reserves the right to amend its preliminary invalidity contentions in light of developments in the case such as production of discovery, identification of additional prior art, and issuance of an order following any Claim Construction Hearing, as stated in the Scheduling Order (Dkt. 47, dated March 2, 2011).

EXHIBIT 1

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
6. A method for obtaining a pattern wherein the Fourier transform of said pattern contains high spatial frequencies by combining nonlinear functions of intensity of at least two exposures combined with at least one nonlinear processing step intermediate between the two exposures to form three dimensional patterns comprising the steps of:	<i>See, e.g.,</i> <u>Jinbo '222</u> (translation), fig. 1:

Asserted Claims of '998 Patent

Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al.
(translation)



See, e.g., Jinbo '222 (translation), at 3:

“[T]he objective of the present invention is to provide a pattern formation method capable of forming a resist pattern [with a size] at or less than the resolution limit of the projection exposure device.”

See, e.g., Jinbo '222 (translation), at 7:

“As is clear from the aforementioned explanation, by means of the pattern formation method of the present invention, a first resist pattern is formed once on a substrate, after which the next resist pattern can be formed in the region between this first resist pattern on the substrate; therefore, a fine resist pattern that exceeds the resolution limit (is less than the resolution limit) of the projection exposure device can be formed.”

The phrase “the Fourier transform of said pattern contains high spatial frequencies” is an inherent

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	result of the nonlinear processing step. Also, Admitted Prior Art in the '998 patent itself, Brueck '835, Waldo '094, Ziger, Gwozdz, and Elliott ¹ each discloses nonlinear processing, e.g., as explained in “Invalidity Claim Chart Comparing '998 Patent to AAPA, Brueck '835, Waldo '094, Ziger, Gwozdz, and Elliott,” served concurrently herewith.
<p>coating a substrate with a first mask material and a first photoresist layer;</p> <p>exposing said first photoresist layer with a first exposure</p> <p>developing said photoresist to form a first pattern in said first photoresist layer, said first pattern containing spatial frequencies greater than those in a two dimensional optical intensity image imposed onto said photoresist layer in said first exposure as a result of a nonlinear response of said first photoresist layer;</p>	<p>See, e.g., <u>Jinbo '222</u> (translation), at 1:</p> <p>“1. Pattern formation method characterized by: a step wherein a first resist is formed on a substrate and said first resist is patterned; a step wherein a first resist pattern obtained by the aforementioned patterning is processed and made insoluble with respect to the solvent used for a second resist that is subsequently formed on the aforementioned substrate having said first resist pattern and with respect to the developer fluid used in the subsequent development of said second resist; and a step wherein said second resist is formed on the aforementioned substrate having said first resist pattern for which the insolubilization process has been completed, and said second resist is patterned.”</p> <p>See, e.g., <u>Jinbo '222</u> (translation), at 3:</p> <p>“[T]he objective of the present invention is to provide a pattern formation method capable of forming a resist pattern [with a size] at or less than the resolution limit of the projection exposure device.</p> <p>Means to solve the problem</p> <p>To achieve this objective, the pattern formation method of the present invention is characterized by:</p> <p>a step wherein a first resist is formed on a substrate and said first resist is patterned;</p> <p>a step wherein a first resist pattern obtained by the aforementioned patterning is processed and made insoluble with respect to the solvent for a second resist that is subsequently formed on the aforementioned substrate having said first resist pattern and with respect to the developer fluid</p>

¹ U.S. Patent No. 5,415,835 to Brueck et al. (“Brueck '835”), U.S. Patent No. 4,891,094 to Waldo III (“Waldo '094”), David H. Ziger, et al., *Generalized Approach Toward Modeling Resist Performance*, ALCHE JOURNAL, Vol. 37, No. 12, Dec. 1991, at 1863-74 (“Ziger”), Peter S. Gwozdz, *Positive Versus Negative: A Photoresist Analysis*, SEMICONDUCTOR LITHOGRAPHY VI, SPIE Vol. 275, 1981 (“Gwozdz”), and/or David J. Elliott, INTEGRATED CIRCUIT FABRICATION TECHNOLOGY, 2d ed., 1989, at 85-106 and 326 (“Elliott”).

Asserted Claims of '998 Patent

**Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al.
(translation)**


used in the subsequent development of said second resist;

and a step wherein said second resist is formed on the aforementioned substrate having said first resist pattern for which the insolubilization process has been completed, and said second resist is patterned.

With respect to the application of the present invention it is preferable that the aforementioned insolubilization process be performed by leaving the substrate having the aforementioned first resist pattern in a plasma containing a fluorine compound gas for which the alkane hydrogen has been replaced with fluorine.

Furthermore, the substrate referred to herein is an intermediate body or the like of various kinds of substrates, such as a glass substrate, a silicon substrate, or a GaAs substrate, with an insulation film, metal film, or thin film and/or similar elements being formed thereon."


See, e.g., Jinbo '222 (translation), fig. 1:



11: 下地
13: 第1のレジスト
13a: 第1のレジストパターン
13b: 不溶化処理済み第1のレジストパターン



15: 第2のレジスト
15a: 第2のレジストパターン
17: レジストパターン

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<p>The phrase “containing spatial frequencies greater than those in a two dimensional optical intensity image imposed onto said photoresist layer . . . as a result of a nonlinear response of said [photoresist layer]” is inherently disclosed in the above-cited disclosure of photoresist. Also, Admitted Prior Art in the '998 patent itself, Brueck '835, Waldo '094, Ziger, Gwozdz, and Elliott each discloses the nonlinear response of photoresist, e.g., as explained in “Invalidity Claim Chart Comparing '998 Patent to AAPA, Brueck '835, Waldo '094, Ziger, Gwozdz, and Elliott,” served concurrently herewith.</p>

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
<p>transferring said first pattern into said first mask material, said first mask material comprising at least one of SiO.sub.2, Si.sub.3 N.sub.4, a metal, a polysilicon and a polymer;</p>	<p>See, e.g., <u>Zdebel '002</u>,² figs.3 & 4A:</p>  <p>See, e.g., <u>Zdebel '002</u>, C7:20 to C8:22:</p> <p>“Two layers 84, 86 are conveniently deposited on surface 69 using low pressure chemical vapor deposition (LPCVD). First layer 84 is a layer of polycrystalline semiconductor, preferably silicon having a thickness conveniently of about 385 nanometers. Larger or smaller thicknesses may be used for layer 84 according to relationships with other layers which will be subsequently explained. Second layer 86 is conveniently a layer of silicon nitride or a sandwich of oxide plus nitride or a layer of other oxidation resistant material having a thickness of, for example, about 70-120 nanometers. Poly silicon layer 84 will be used to form poly silicon base contact regions 84 of FIG. 2. Where an NPN transistor is being formed, layer 84 is doped by ion implantation of, for example, boron. The doping may be performed during or anytime after deposition of layer 84, but is conveniently performed after deposition of layers 84 and 86 through nitride layer 86 and before deposition of layers 88 or 90. Poly silicon layer 84 is conveniently doped with singly ionized boron at an energy of about 70 KeV to a dose of about 1.times.10.sup.16 cm.sup.-2, although other</p>

² U.S. Patent No. 5,067,002 to Zdebel et al., entitled “Integrated Circuit Structures Having Polycrystalline Electrode Contacts,” issued on Nov. 19, 1991 (“Zdebel '002”).

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<p>doping levels may also be used depending on the desired device and circuit characteristics. The implantation is preferably arranged so that the relatively high dose of boron is located near the upper surface of polycrystalline silicon layer 84, just below silicon nitride 86.</p> <p>After the boron implantation, two further layers 88, 90 are deposited, for example by LPCVD, over silicon nitride layer 86. Layer 88 is desirably an undoped layer of polycrystalline silicon having a thickness conveniently of about 180 nanometers. Larger or smaller thicknesses may be used for layer 88, taking into account the thickness of other layers, as will be subsequently explained. Layer 90 is formed overlying poly layer 88. Layer 90 conveniently prevents contamination of poly layer 88 and serves as a hard mask for subsequent lithographic patterning of the underlying layers. Layer 90 may be of any material suitable for such purposes. Layer 90 is conveniently of silicon oxide having a thickness of about 20-40 nanometers.</p> <p>Processing of the structure continues with the application of layer 92 of photoresist overlying oxide layer 90 as shown schematically in FIG. 4A. The photoresist is patterned using master mask 94, represented by the shaded region in FIG. 4B, containing images 95-99 for locating various device regions. Master mask 94 provides self-alignment of the critical device areas, for example in the case of the vertical NPN transistor, the collector contact, the base contact or contacts, the emitter contact, and the emitter-base active region. In accordance with one embodiment of the invention, master mask 94 defines the master electrode area which includes emitter contact opening 95, collector contact opening 96, and base contact openings 97, 98 located within perimeter 9 and surrounded by external region 99. Region 99 identifies the region, outside perimeter 9 of master mask 94. Openings or windows 95-98 located within perimeters 5-8 respectively are used in the subsequent process to form the "footprints" of the device terminals, and in the case of the vertical bipolar device, the active emitter-base region. Perimeter 5, although referred to generally herein as the emitter opening or emitter contact opening, is used in conjunction with epitaxial island 82 formed within field oxide 71 to locate both the base and emitter of the device as well as the emitter contact. Variations and further embodiments, in addition to the basic NPN transistor, are discussed later. Base contact openings 97, 98 are located within perimeters 7, 8 respectively. Collector contact opening 96 is located within perimeter 6."</p>

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<p data-bbox="846 302 1230 329"><i>See, e.g., Cuthbert '076,</i>³ figs.2 & 3:</p> <div data-bbox="856 378 1696 1003"> <p data-bbox="856 378 1039 427">FIG. 2</p>  <p data-bbox="856 724 1039 773">FIG. 3</p>  </div> <p data-bbox="846 1044 1276 1071"><i>See, e.g., Cuthbert '076,</i> C2:66 to C3:25:</p> <p data-bbox="846 1109 1902 1346">“A layer of spin-on-glass(SOG) 7 and a layer of photoresist 9 are now deposited to form the structure depicted in FIG. 2. The term "spin-on-glass" is well known to those skilled in the art and need not be defined. As can be seen, the SOG has a relatively planar surface and has smoothed out the topography of the underlying substrate. By relatively planar, it is meant that the surface is locally planar, although the surface may not be planar over the entire substrate surface. The SOG is put on with conventional techniques. The planarity of the surface depends upon the topography of the underlying material and the thickness of the SOG layer. Those skilled in the art will readily select a thickness for the SOG that is sufficient for it to act as an etch mask for the underlying gate.</p>

³ U.S. Patent No. 5,264,076 to Cuthbert et al., entitled “Integrated Circuit Process Using a ‘Hard Mask’,” issued on Nov. 23, 1993, filed on Dec. 17, 1992 (“Cuthbert '076”).

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<p>A thermal treatment or cure is desirably used to densify and flow the SOG. This process step also reduces the topography of the SOG and reduces variations in the resist layer thickness.</p> <p>Lithographic techniques are now used to pattern the photoresist. The photoresist is then used as a mask for the etching of the SOG. The etching desirably produces vertical sidewalls in the SOG. The resulting structure is depicted in FIG. 3. Those skilled in the art will readily select appropriate etching techniques and fabricate the structure. The pattern has, for example, gate structures of field effect transistors.”</p> <p><i>See, e.g., Jinbo '222</i> (translation), at 1:</p> <p>“1. Pattern formation method characterized by: a step wherein a first resist is formed on a substrate and said first resist is patterned; a step wherein a first resist pattern obtained by the aforementioned patterning is processed and made insoluble with respect to the solvent used for a second resist that is subsequently formed on the aforementioned substrate having said first resist pattern and with respect to the developer fluid used in the subsequent development of said second resist; and a step wherein said second resist is formed on the aforementioned substrate having said first resist pattern for which the insolubilization process has been completed, and said second resist is patterned.”</p> <p><i>See, e.g., Jinbo '222</i> (translation), at 3:</p> <p>“[T]he objective of the present invention is to provide a pattern formation method capable of forming a resist pattern [with a size] at or less than the resolution limit of the projection exposure device.</p> <p>Means to solve the problem</p> <p>To achieve this objective, the pattern formation method of the present invention is characterized by:</p> <p>a step wherein a first resist is formed on a substrate and said first resist is patterned;</p> <p>a step wherein a first resist pattern obtained by the aforementioned patterning is processed and made insoluble with respect to the solvent for a second resist that is subsequently formed on the aforementioned substrate having said first resist pattern and with respect to the developer fluid used in the subsequent development of said second resist;</p>

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<p>and a step wherein said second resist is formed on the aforementioned substrate having said first resist pattern for which the insolubilization process has been completed, and said second resist is patterned.</p> <p>With respect to the application of the present invention it is preferable that the aforementioned insolubilization process be performed by leaving the substrate having the aforementioned first resist pattern in a plasma containing a fluorine compound gas for which the alkane hydrogen has been replaced with fluorine.</p> <p>Furthermore, the substrate referred to herein is an intermediate body or the like of various kinds of substrates, such as a glass substrate, a silicon substrate, or a GaAs substrate, with an insulation film, metal film, or thin film and/or similar elements being formed thereon.”</p> <p><i>See, e.g., Jinbo '222 (translation), at 7:</i></p> <p>“Furthermore, in the aforementioned embodiment, the same resist was used for the first resist and the second resist, but when necessary they could be different resists.</p> <p>Furthermore, the present invention could also be applied so as to make the second resist pattern insoluble with respect to the solvent and developer fluid of a third resist, with the third resist pattern being formed on [the second resist], if necessary.”</p>
<p>coating said substrate with a second photoresist;</p> <p>exposing said second photoresist with a second exposure</p> <p>developing said second photoresist layer to form a second pattern in said second photoresist layer, said second pattern containing spatial frequencies greater than those in a two dimensional optical intensity image imposed onto said photoresist layer in said second exposure as a result of a nonlinear response of said second photoresist layer;</p>	<p><i>See, e.g., Jinbo '222 (translation), at 1:</i></p> <p>“1. Pattern formation method characterized by: a step wherein a first resist is formed on a substrate and said first resist is patterned; a step wherein a first resist pattern obtained by the aforementioned patterning is processed and made insoluble with respect to the solvent used for a second resist that is subsequently formed on the aforementioned substrate having said first resist pattern and with respect to the developer fluid used in the subsequent development of said second resist; and a step wherein said second resist is formed on the aforementioned substrate having said first resist pattern for which the insolubilization process has been completed, and said second resist is patterned.”</p> <p><i>See, e.g., Jinbo '222 (translation), at 3:</i></p> <p>“[T]he objective of the present invention is to provide a pattern formation method capable of</p>

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<p>forming a resist pattern [with a size] at or less than the resolution limit of the projection exposure device.</p> <p>Means to solve the problem</p> <p>To achieve this objective, the pattern formation method of the present invention is characterized by:</p> <p>a step wherein a first resist is formed on a substrate and said first resist is patterned;</p> <p>a step wherein a first resist pattern obtained by the aforementioned patterning is processed and made insoluble with respect to the solvent for a second resist that is subsequently formed on the aforementioned substrate having said first resist pattern and with respect to the developer fluid used in the subsequent development of said second resist;</p> <p>and a step wherein said second resist is formed on the aforementioned substrate having said first resist pattern for which the insolubilization process has been completed, and said second resist is patterned.</p> <p>With respect to the application of the present invention it is preferable that the aforementioned insolubilization process be performed by leaving the substrate having the aforementioned first resist pattern in a plasma containing a fluorine compound gas for which the alkane hydrogen has been replaced with fluorine.</p> <p>Furthermore, the substrate referred to herein is an intermediate body or the like of various kinds of substrates, such as a glass substrate, a silicon substrate, or a GaAs substrate, with an insulation film, metal film, or thin film and/or similar elements being formed thereon.”</p> <p><i>See, e.g., Jinbo '222</i> (translation), at 7:</p> <p>“Furthermore, in the aforementioned embodiment, the same resist was used for the first resist and the second resist, but when necessary they could be different resists.</p> <p>Furthermore, the present invention could also be applied so as to make the second resist pattern insoluble with respect to the solvent and developer fluid of a third resist, with the third resist pattern being formed on [the second resist], if necessary.”</p>

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<p>See, e.g., <u>Jinbo '222</u> (translation), fig. 1:</p> <p>11 : 下地 13 : 第 1 のレジスト 13a : 第 1 のレジストパターン 13b : 不溶化処理済み第 1 のレジストパターン</p> <p>15 : 第 2 のレジスト 15a : 第 2 のレジストパターン 17 : レジストパターン</p> <p>The phrase “containing spatial frequencies greater than those in a two dimensional optical intensity image imposed onto said photoresist layer . . . as a result of a nonlinear response of said [photoresist layer]” is inherently disclosed in the above-cited disclosure of photoresist. Also, Admitted Prior Art in the '998 patent itself, Brueck '835, Waldo '094, Ziger, Gwozdz, and Elliott each discloses the nonlinear response of photoresist, e.g., as explained in “Invalidity Claim Chart Comparing '998 Patent to AAPA, Brueck '835, Waldo '094, Ziger, Gwozdz, and Elliott,” served concurrently herewith.</p>
<p>transferring said first pattern and said second pattern into said substrate using a combined mask including parts of said first mask layer and said second photoresist;</p>	<p>See, e.g., <u>Jinbo '222</u> (translation), at 1:</p> <p>“1. Pattern formation method characterized by: a step wherein a first resist is formed on a substrate and said first resist is patterned; a step wherein a first resist pattern obtained by the aforementioned patterning is processed and made insoluble with respect to the solvent used for a second resist that is subsequently formed on the aforementioned substrate having said first resist pattern and with respect to the developer fluid used in the subsequent development of said second resist; and a step</p>

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<p>wherein said second resist is formed on the aforementioned substrate having said first resist pattern for which the insolubilization process has been completed, and said second resist is patterned.”</p> <p><i>See, e.g., Jinbo '222</i> (translation), at 3:</p> <p>“[T]he objective of the present invention is to provide a pattern formation method capable of forming a resist pattern [with a size] at or less than the resolution limit of the projection exposure device.</p> <p>Means to solve the problem</p> <p>To achieve this objective, the pattern formation method of the present invention is characterized by:</p> <p>a step wherein a first resist is formed on a substrate and said first resist is patterned;</p> <p>a step wherein a first resist pattern obtained by the aforementioned patterning is processed and made insoluble with respect to the solvent for a second resist that is subsequently formed on the aforementioned substrate having said first resist pattern and with respect to the developer fluid used in the subsequent development of said second resist;</p> <p>and a step wherein said second resist is formed on the aforementioned substrate having said first resist pattern for which the insolubilization process has been completed, and said second resist is patterned.</p> <p>With respect to the application of the present invention it is preferable that the aforementioned insolubilization process be performed by leaving the substrate having the aforementioned first resist pattern in a plasma containing a fluorine compound gas for which the alkane hydrogen has been replaced with fluorine.</p> <p>Furthermore, the substrate referred to herein is an intermediate body or the like of various kinds of substrates, such as a glass substrate, a silicon substrate, or a GaAs substrate, with an insulation film, metal film, or thin film and/or similar elements being formed thereon.”</p> <p><i>See, e.g., Jinbo '222</i> (translation), at 7:</p> <p>“Furthermore, in the aforementioned embodiment, the same resist was used for the first resist and</p>


Asserted Claims of '998 Patent

**Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al.
(translation)**

the second resist, but when necessary they could be different resists.

Furthermore, the present invention could also be applied so as to make the second resist pattern insoluble with respect to the solvent and developer fluid of a third resist, with the third resist pattern being formed on [the second resist], if necessary.”



See, e.g., Jinbo '222 (translation), fig. 1:




See, e.g., Cuthbert '076, C2:66 to C3:25:






“A layer of spin-on-glass(SOG) 7 and a layer of photoresist 9 are now deposited to form the structure depicted in FIG. 2. The term "spin-on-glass" is well known to those skilled in the art and need not be defined. As can be seen, the SOG has a relatively planar surface and has smoothed out the topography of the underlying substrate. By relatively planar, it is meant that the surface is locally planar, although the surface may not be planar over the entire substrate surface. The SOG is put on with conventional techniques. The planarity of the surface depends upon the topography of the underlying material and the thickness of the SOG layer. Those skilled in the art will readily






Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<p>select a thickness for the SOG that is sufficient for it to act as an etch mask for the underlying gate. A thermal treatment or cure is desirably used to densify and flow the SOG. This process step also reduces the topography of the SOG and reduces variations in the resist layer thickness.</p> <p>Lithographic techniques are now used to pattern the photoresist. The photoresist is then used as a mask for the etching of the SOG. The etching desirably produces vertical sidewalls in the SOG. The resulting structure is depicted in FIG. 3. Those skilled in the art will readily select appropriate etching techniques and fabricate the structure. The pattern has, for example, gate structures of field effect transistors.”</p>
<p>removing said first mask material and said second photoresist.</p>	<p><i>See, e.g., Zdebel '002, C9:50-57:</i></p> <p>“Subsequently, photoresist 100 is removed with, for example, organic photoresist stripper, oxygen plasma, or other suitable means. Thereafter the remainder of oxide layer 90 is removed by, for example, dip etching in a dilute hydrofluoric acid etchant solution. Other suitable etching or removal techniques known in the art may also be used.”</p> <p><i>See, e.g., Cuthbert '076, C3:26 to C4:2:</i></p> <p>“The photoresist is now removed. Conventional techniques may be used. The underlying polysilicon of layer is now etched using the SOG as an etch mask. After the polysilicon has been etched, the SOG is removed using, for example, an HF solution. Such a removal process may be used because of the relative etch rates of SOG to thermal oxide. Depending upon the precise technique used to cure the SOG, etch rate differentials of 15:1 or greater may be obtained. The high etch rates differential makes it possible to remove the SOG without a significant attack on either the gate (thermal) or field oxides. The resulting structure is depicted in FIG. 4.”</p> <p><i>See, e.g., Cuthbert '076, fig.4:</i></p>

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<p>FIG. 4</p>  <p>See, e.g., <u>Jinbo '222</u> (translation), fig. 1:</p>  <p>11: 下地 13: 第1のレジスト 13a: 第1のレジストパターン 13b: 不溶化処理済み第1のレジストパターン</p> <p>15: 第2のレジスト 15a: 第2のレジストパターン 17: レジストパターン</p>
<p>7. The method of claim 6 wherein said transferring step includes at least one of etching, deposition and-lift off, and damascene.</p>	<p>See, e.g., <u>Zdebel '002</u>, C9:50-57:</p> <p>“Subsequently, photoresist 100 is removed with, for example, organic photoresist stripper, oxygen plasma, or other suitable means. Thereafter the remainder of oxide layer 90 is removed by, for example, dip etching in a dilute hydrofluoric acid etchant solution. Other suitable etching or</p>

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<p>removal techniques known in the art may also be used.”</p> <p><i>See, e.g., Cuthbert '076, C2:66 to C3:25:</i></p> <p>“A layer of spin-on-glass(SOG) 7 and a layer of photoresist 9 are now deposited to form the structure depicted in FIG. 2. The term "spin-on-glass" is well known to those skilled in the art and need not be defined. As can be seen, the SOG has a relatively planar surface and has smoothed out the topography of the underlying substrate. By relatively planar, it is meant that the surface is locally planar, although the surface may not be planar over the entire substrate surface. The SOG is put on with conventional techniques. The planarity of the surface depends upon the topography of the underlying material and the thickness of the SOG layer. Those skilled in the art will readily select a thickness for the SOG that is sufficient for it to act as an etch mask for the underlying gate. A thermal treatment or cure is desirably used to densify and flow the SOG. This process step also reduces the topography of the SOG and reduces variations in the resist layer thickness.</p> <p>Lithographic techniques are now used to pattern the photoresist. The photoresist is then used as a mask for the etching of the SOG. The etching desirably produces vertical sidewalls in the SOG. The resulting structure is depicted in FIG. 3. Those skilled in the art will readily select appropriate etching techniques and fabricate the structure. The pattern has, for example, gate structures of field effect transistors.”</p> <p><i>See, e.g., Cuthbert '076, C3:26 to C4:2:</i></p> <p>“The photoresist is now removed. Conventional techniques may be used. The underlying polysilicon of layer is now etched using the SOG as an etch mask. After the polysilicon has been etched, the SOG is removed using, for example, an HF solution. Such a removal process may be used because of the relative etch rates of SOG to thermal oxide. Depending upon the precise technique used to cure the SOG, etch rate differentials of 15:1 or greater may be obtained. The high etch rates differential makes it possible to remove the SOG without a significant attack on either the gate (thermal) or field oxides. The resulting structure is depicted in FIG. 4.”</p> <p><i>See, e.g., Cuthbert '076, fig.4:</i></p>

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<p>FIG. 4</p> 
<p>8. A method for increasing spatial frequency content of lithographic patterns comprising the steps of:</p>	<p><i>See, e.g., Jinbo '222</i> (translation), at 3:</p> <p>“[T]he objective of the present invention is to provide a pattern formation method capable of forming a resist pattern [with a size] at or less than the resolution limit of the projection exposure device.”</p> <p><i>See, e.g., Jinbo '222</i> (translation), at 7:</p> <p>“As is clear from the aforementioned explanation, by means of the pattern formation method of the present invention, a first resist pattern is formed once on a substrate, after which the next resist pattern can be formed in the region between this first resist pattern on the substrate; therefore, a fine resist pattern that exceeds the resolution limit (is less than the resolution limit) of the projection exposure device can be formed.”</p> <p><i>See, e.g., Jinbo '222</i> (translation), fig. 1:</p>

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>(A)</p>  </div> <div style="text-align: center;"> <p>(D)</p>  </div> </div> <div style="display: flex; justify-content: space-around; margin-top: 20px;"> <div style="text-align: center;"> <p>(B)</p>  </div> <div style="text-align: center;"> <p>(E)</p>  </div> </div> <div style="margin-top: 20px;"> <p>(C)</p>  </div> <div style="margin-top: 20px;"> <p>11: 下地 13: 第1のレジスト 13a: 第1のレジストパターン 13b: 不溶化処理済み第1のレジストパターン</p> <p>15: 第2のレジスト 15a: 第2のレジストパターン 17: レジストパターン</p> </div>
<p>depositing a material;</p> <p>depositing a photoresist on said material;</p> <p>exposing a periodic image in said photoresist, said periodic image having a pitch p.sub.min and a linewidth less than p.sub.min /2;</p> <p>developing said periodic image to form a periodic pattern in said photoresist;</p>	<p>See, e.g., fig.1:</p>

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>(A)</p>  </div> <div style="text-align: center;"> <p>(D)</p>  </div> </div> <div style="display: flex; justify-content: space-around; margin-top: 20px;"> <div style="text-align: center;"> <p>(B)</p>  </div> <div style="text-align: center;"> <p>(E)</p>  </div> </div> <div style="margin-top: 20px;"> <p>(C)</p>  </div> <div style="margin-top: 20px;"> <p>11: 下地 13: 第1のレジスト 13a: 第1のレジストパターン 13b: 不溶化処理済みの第1のレジストパターン</p> <p>15: 第2のレジスト 15a: 第2のレジストパターン 17: レジストパターン</p> </div> <p><i>See, e.g., Jinbo '222 (translation), at 1:</i></p> <p>“1. Pattern formation method characterized by: a step wherein a first resist is formed on a substrate and said first resist is patterned; a step wherein a first resist pattern obtained by the aforementioned patterning is processed and made insoluble with respect to the solvent used for a second resist that is subsequently formed on the aforementioned substrate having said first resist pattern and with respect to the developer fluid used in the subsequent development of said second resist; and a step wherein said second resist is formed on the aforementioned substrate having said first resist pattern for which the insolubilization process has been completed, and said second resist is patterned.”</p> <p><i>See, e.g., Jinbo '222 (translation), at 3:</i></p> <p>“[T]he objective of the present invention is to provide a pattern formation method capable of forming a resist pattern [with a size] at or less than the resolution limit of the projection exposure device.</p>

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<p>Means to solve the problem</p> <p>To achieve this objective, the pattern formation method of the present invention is characterized by:</p> <p>a step wherein a first resist is formed on a substrate and said first resist is patterned;</p> <p>a step wherein a first resist pattern obtained by the aforementioned patterning is processed and made insoluble with respect to the solvent for a second resist that is subsequently formed on the aforementioned substrate having said first resist pattern and with respect to the developer fluid used in the subsequent development of said second resist;</p> <p>and a step wherein said second resist is formed on the aforementioned substrate having said first resist pattern for which the insolubilization process has been completed, and said second resist is patterned.</p> <p>With respect to the application of the present invention it is preferable that the aforementioned insolubilization process be performed by leaving the substrate having the aforementioned first resist pattern in a plasma containing a fluorine compound gas for which the alkane hydrogen has been replaced with fluorine.</p> <p>Furthermore, the substrate referred to herein is an intermediate body or the like of various kinds of substrates, such as a glass substrate, a silicon substrate, or a GaAs substrate, with an insulation film, metal film, or thin film and/or similar elements being formed thereon.”</p> <p><i>See, e.g., Jinbo '222</i> (translation), at 5-6:</p> <p>“Next, by a spin-coating method, a second resist 15 – in this case, the TSMR-365iR used as the first resist – was applied with a film thickness of 1.0 μm to substrate 11 having the first resist pattern 13b which had undergone insolubilization processing (Figure 1(D)).</p> <p>As described above, first resist pattern 13b which has undergone insolubilization processing is insoluble with respect to the solvent of second resist 15, so when first resist pattern 13b is covered by second resist pattern 15 the pattern of the first resist pattern itself does not break down, nor does it intermix with the second resist.</p> <p>Next, second resist pattern 15 was baked under the same baking conditions as for the first</p>

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<p>resist.</p> <p>Next, substrate 11 having this baked second resist was placed on a wafer stage in the previously used projection exposure device, after which substrate 11 was aligned with respect to a mask installed in this projection exposure device. Next, the wafer stage was shifted 0.3 μm in the X direction – in other words, the wafer stage was shifted such that the line portions of the mask were projected on the space portions of first resist pattern 13b, which had undergone insolubilization processing – and then second resist 15 was exposed with an exposure amount of 300 mJ/cm².</p> <p>Next, the exposed second resist was developed under the same developing conditions as for the first resist, obtaining second resist pattern 15a (Figure 1(E)). Because first resist pattern 13b had undergone insolubilization processing as described previously so as to be insoluble with respect to the NMD-W developer fluid, no pattern breakdown occurred when the second resist pattern was developed.</p> <p>After the second resist was developed, a resist pattern 17 comprised of insolubilization-processed first resist pattern 13b and second resist pattern 15a was formed on substrate 11 (Figure 1(E)). When this resist pattern 17 was observed with an S-6000 SEM measurement device, it was found that a pattern for which line portions with a width of 0.3 μm were aligned with a pitch of 0.6 μm – in other words, a 0.3 μm line-and-space pattern – had been resolved.”</p> <p><i>See, e.g., Jinbo '222 (translation), at 7:</i></p> <p>“Furthermore, in the aforementioned embodiment, the same resist was used for the first resist and the second resist, but when necessary they could be different resists.</p> <p>Furthermore, the present invention could also be applied so as to make the second resist pattern insoluble with respect to the solvent and developer fluid of a third resist, with the third resist pattern being formed on [the second resist], if necessary.”</p> <p><i>See, e.g., Jinbo '222 (translation), at 7:</i></p> <p>“As is clear from the aforementioned explanation, by means of the pattern formation method of the present invention, a first resist pattern is formed once on a substrate, after which the next resist pattern can be formed in the region between this first resist pattern on the substrate; therefore, a fine resist pattern that exceeds the resolution limit (is less than the resolution limit) of the</p>

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	projection exposure device can be formed.”
transferring said periodic pattern to said material;	<p data-bbox="846 367 1224 394"><i>See, e.g., Zdebel '002, figs.3 & 4A:</i></p> <div data-bbox="863 431 1661 610"> </div> <p data-bbox="898 618 968 643">FIG. 3</p> <div data-bbox="863 691 1675 919"> </div> <p data-bbox="911 922 1001 946">FIG. 4A</p> <p data-bbox="846 987 1260 1015"><i>See, e.g., Zdebel '002, C7:20 to C8:22:</i></p> <p data-bbox="846 1052 1906 1443">“Two layers 84, 86 are conveniently deposited on surface 69 using low pressure chemical vapor deposition (LPCVD). First layer 84 is a layer of polycrystalline semiconductor, preferably silicon having a thickness conveniently of about 385 nanometers. Larger or smaller thicknesses may be used for layer 84 according to relationships with other layers which will be subsequently explained. Second layer 86 is conveniently a layer of silicon nitride or a sandwich of oxide plus nitride or a layer of other oxidation resistant material having a thickness of, for example, about 70-120 nanometers. Poly silicon layer 84 will be used to form poly silicon base contact regions 84 of FIG. 2. Where an NPN transistor is being formed, layer 84 is doped by ion implantation of, for example, boron. The doping may be performed during or anytime after deposition of layer 84, but is conveniently performed after deposition of layers 84 and 86 through nitride layer 86 and before deposition of layers 88 or 90. Poly silicon layer 84 is conveniently doped with singly ionized boron at an energy of about 70 KeV to a dose of about 1.times.10.sup.16 cm.sup.-2, although other doping levels may also be used depending on the desired device and circuit characteristics. The</p>

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<p>implantation is preferably arranged so that the relatively high dose of boron is located near the upper surface of polycrystalline silicon layer 84, just below silicon nitride 86.</p> <p>After the boron implantation, two further layers 88, 90 are deposited, for example by LPCVD, over silicon nitride layer 86. Layer 88 is desirably an undoped layer of polycrystalline silicon having a thickness conveniently of about 180 nanometers. Larger or smaller thicknesses may be used for layer 88, taking into account the thickness of other layers, as will be subsequently explained. Layer 90 is formed overlying poly layer 88. Layer 90 conveniently prevents contamination of poly layer 88 and serves as a hard mask for subsequent lithographic patterning of the underlying layers. Layer 90 may be of any material suitable for such purposes. Layer 90 is conveniently of silicon oxide having a thickness of about 20-40 nanometers.</p> <p>Processing of the structure continues with the application of layer 92 of photoresist overlying oxide layer 90 as shown schematically in FIG. 4A. The photoresist is patterned using master mask 94, represented by the shaded region in FIG. 4B, containing images 95-99 for locating various device regions. Master mask 94 provides self-alignment of the critical device areas, for example in the case of the vertical NPN transistor, the collector contact, the base contact or contacts, the emitter contact, and the emitter-base active region. In accordance with one embodiment of the invention, master mask 94 defines the master electrode area which includes emitter contact opening 95, collector contact opening 96, and base contact openings 97, 98 located within perimeter 9 and surrounded by external region 99. Region 99 identifies the region, outside perimeter 9 of master mask 94. Openings or windows 95-98 located within perimeters 5-8 respectively are used in the subsequent process to form the "footprints" of the device terminals, and in the case of the vertical bipolar device, the active emitter-base region. Perimeter 5, although referred to generally herein as the emitter opening or emitter contact opening, is used in conjunction with epitaxial island 82 formed within field oxide 71 to locate both the base and emitter of the device as well as the emitter contact. Variations and further embodiments, in addition to the basic NPN transistor, are discussed later. Base contact openings 97, 98 are located within perimeters 7, 8 respectively. Collector contact opening 96 is located within perimeter 6."</p> <p><i>See, e.g., Cuthbert '076, figs.2 & 3:</i></p>

Asserted Claims of '998 Patent

Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al.
(translation)

FIG. 2





FIG. 3








See, e.g., Cuthbert '076, C2:66 to C3:25:

“A layer of spin-on-glass(SOG) 7 and a layer of photoresist 9 are now deposited to form the structure depicted in FIG. 2. The term "spin-on-glass" is well known to those skilled in the art and need not be defined. As can be seen, the SOG has a relatively planar surface and has smoothed out the topography of the underlying substrate. By relatively planar, it is meant that the surface is locally planar, although the surface may not be planar over the entire substrate surface. The SOG is put on with conventional techniques. The planarity of the surface depends upon the topography of the underlying material and the thickness of the SOG layer. Those skilled in the art will readily select a thickness for the SOG that is sufficient for it to act as an etch mask for the underlying gate. A thermal treatment or cure is desirably used to densify and flow the SOG. This process step also reduces the topography of the SOG and reduces variations in the resist layer thickness.


Lithographic techniques are now used to pattern the photoresist. The photoresist is then used as a mask for the etching of the SOG. The etching desirably produces vertical sidewalls in the SOG.

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<p>The resulting structure is depicted in FIG. 3. Those skilled in the art will readily select appropriate etching techniques and fabricate the structure. The pattern has, for example, gate structures of field effect transistors.”</p> <p><i>See, e.g., Jinbo '222</i> (translation), at 7:</p> <p>“As is clear from the aforementioned explanation, by means of the pattern formation method of the present invention, a first resist pattern is formed once on a substrate, after which the next resist pattern can be formed in the region between this first resist pattern on the substrate; therefore, a fine resist pattern that exceeds the resolution limit (is less than the resolution limit) of the projection exposure device can be formed.”</p> <p>Accordingly, the pattern formation method of the present invention easily manufactures highly integrated LSIs and the like.”</p> <p><i>See, e.g., Jinbo '222</i> (translation), at 2:</p> <p>“Projection exposure devices are widely used in the fabrication of semiconductor devices such as ICs and LSIs.</p> <p>Conventionally, when a resist pattern is formed using a projection exposure device, a procedure is typically used in which a substrate such as a silicon wafer is coated with a resist, and this resist is exposed with the projection exposure device, after which this resist is developed to obtain the final resist pattern.</p> <p>...</p> <p>In other words, these projection exposure devices are capable of patterning on the order of 0.5 μm, and capable of manufacturing a 16 Mbit DRAM or the like.”</p>
<p>depositing a second photoresist layer on said material;</p> <p>offsetting said periodic pattern by p.sub.min /2;</p> <p>repeating said exposing, developing and transferring steps, thereby interpolating new said pattern midway between</p>	<p><i>See, e.g., fig.1:</i></p>

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
said pattern.	<div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>(A) </p> <p>(B) </p> <p>(C) </p> <p>11: 下地 13: 第1のレジスト 13a: 第1のレジストパターン 13b: 不溶化処理済み第1のレジストパターン</p> </div> <div style="text-align: center;"> <p>(D) </p> <p>(E) </p> <p>15: 第2のレジスト 15a: 第2のレジストパターン 17: レジストパターン</p> </div> </div> <p>See, e.g., <u>Jinbo '222</u> (translation), at 1:</p> <p>“1. Pattern formation method characterized by: a step wherein a first resist is formed on a substrate and said first resist is patterned; a step wherein a first resist pattern obtained by the aforementioned patterning is processed and made insoluble with respect to the solvent used for a second resist that is subsequently formed on the aforementioned substrate having said first resist pattern and with respect to the developer fluid used in the subsequent development of said second resist; and a step wherein said second resist is formed on the aforementioned substrate having said first resist pattern for which the insolubilization process has been completed, and said second resist is patterned.”</p> <p>See, e.g., <u>Jinbo '222</u> (translation), at 3:</p> <p>“[T]he objective of the present invention is to provide a pattern formation method capable of forming a resist pattern [with a size] at or less than the resolution limit of the projection exposure device.</p>

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<p>Means to solve the problem</p> <p>To achieve this objective, the pattern formation method of the present invention is characterized by:</p> <p>a step wherein a first resist is formed on a substrate and said first resist is patterned;</p> <p>a step wherein a first resist pattern obtained by the aforementioned patterning is processed and made insoluble with respect to the solvent for a second resist that is subsequently formed on the aforementioned substrate having said first resist pattern and with respect to the developer fluid used in the subsequent development of said second resist;</p> <p>and a step wherein said second resist is formed on the aforementioned substrate having said first resist pattern for which the insolubilization process has been completed, and said second resist is patterned.</p> <p>With respect to the application of the present invention it is preferable that the aforementioned insolubilization process be performed by leaving the substrate having the aforementioned first resist pattern in a plasma containing a fluorine compound gas for which the alkane hydrogen has been replaced with fluorine.</p> <p>Furthermore, the substrate referred to herein is an intermediate body or the like of various kinds of substrates, such as a glass substrate, a silicon substrate, or a GaAs substrate, with an insulation film, metal film, or thin film and/or similar elements being formed thereon.”</p> <p><i>See, e.g., Jinbo '222</i> (translation), at 5-6:</p> <p>“Next, by a spin-coating method, a second resist 15 – in this case, the TSMR-365iR used as the first resist – was applied with a film thickness of 1.0 μm to substrate 11 having the first resist pattern 13b which had undergone insolubilization processing (Figure 1(D)).</p> <p>As described above, first resist pattern 13b which has undergone insolubilization processing is insoluble with respect to the solvent of second resist 15, so when first resist pattern 13b is covered by second resist pattern 15 the pattern of the first resist pattern itself does not break down, nor does it intermix with the second resist.</p> <p>Next, second resist pattern 15 was baked under the same baking conditions as for the first</p>

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<p>resist.</p> <p>Next, substrate 11 having this baked second resist was placed on a wafer stage in the previously used projection exposure device, after which substrate 11 was aligned with respect to a mask installed in this projection exposure device. Next, the wafer stage was shifted 0.3 μm in the X direction – in other words, the wafer stage was shifted such that the line portions of the mask were projected on the space portions of first resist pattern 13b, which had undergone insolubilization processing – and then second resist 15 was exposed with an exposure amount of 300 mJ/cm².</p> <p>Next, the exposed second resist was developed under the same developing conditions as for the first resist, obtaining second resist pattern 15a (Figure 1(E)). Because first resist pattern 13b had undergone insolubilization processing as described previously so as to be insoluble with respect to the NMD-W developer fluid, no pattern breakdown occurred when the second resist pattern was developed.</p> <p>After the second resist was developed, a resist pattern 17 comprised of insolubilization-processed first resist pattern 13b and second resist pattern 15a was formed on substrate 11 (Figure 1(E)). When this resist pattern 17 was observed with an S-6000 SEM measurement device, it was found that a pattern for which line portions with a width of 0.3 μm were aligned with a pitch of 0.6 μm – in other words, a 0.3 μm line-and-space pattern – had been resolved.”</p> <p>See, e.g., <u>Jinbo '222</u> (translation), at 7:</p> <p>“Furthermore, in the aforementioned embodiment, the same resist was used for the first resist and the second resist, but when necessary they could be different resists.</p> <p>Furthermore, the present invention could also be applied so as to make the second resist pattern insoluble with respect to the solvent and developer fluid of a third resist, with the third resist pattern being formed on [the second resist], if necessary.”</p> <p>See, e.g., <u>Jinbo '222</u> (translation), at 7:</p> <p>“As is clear from the aforementioned explanation, by means of the pattern formation method of the present invention, a first resist pattern is formed once on a substrate, after which the next resist pattern can be formed in the region between this first resist pattern on the substrate; therefore, a fine resist pattern that exceeds the resolution limit (is less than the resolution limit) of the</p>

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	projection exposure device can be formed.”
<p>10. The method of claim 8, wherein said material includes an SiO.sub.2 overlayer configured to act as a hardmask during said etching step.</p>	<p>See, e.g., <u>Zdebel '002</u>, figs.3 & 4A:</p>  <p>FIG. 3</p> <p>FIG. 4A</p> <p>See, e.g., <u>Zdebel '002</u>, C7:20 to C8:22:</p> <p>“Two layers 84, 86 are conveniently deposited on surface 69 using low pressure chemical vapor deposition (LPCVD). First layer 84 is a layer of polycrystalline semiconductor, preferably silicon having a thickness conveniently of about 385 nanometers. Larger or smaller thicknesses may be used for layer 84 according to relationships with other layers which will be subsequently explained. Second layer 86 is conveniently a layer of silicon nitride or a sandwich of oxide plus nitride or a layer of other oxidation resistant material having a thickness of, for example, about 70-120 nanometers. Poly silicon layer 84 will be used to form poly silicon base contact regions 84 of FIG. 2. Where an NPN transistor is being formed, layer 84 is doped by ion implantation of, for example, boron. The doping may be performed during or anytime after deposition of layer 84, but is conveniently performed after deposition of layers 84 and 86 through nitride layer 86 and before deposition of layers 88 or 90. Poly silicon layer 84 is conveniently doped with singly ionized boron at an energy of about 70 KeV to a dose of about 1.times.10.sup.16 cm.sup.-2, although other doping levels may also be used depending on the desired device and circuit characteristics. The</p>

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<p>implantation is preferably arranged so that the relatively high dose of boron is located near the upper surface of polycrystalline silicon layer 84, just below silicon nitride 86.</p> <p>After the boron implantation, two further layers 88, 90 are deposited, for example by LPCVD, over silicon nitride layer 86. Layer 88 is desirably an undoped layer of polycrystalline silicon having a thickness conveniently of about 180 nanometers. Larger or smaller thicknesses may be used for layer 88, taking into account the thickness of other layers, as will be subsequently explained. Layer 90 is formed overlying poly layer 88. Layer 90 conveniently prevents contamination of poly layer 88 and serves as a hard mask for subsequent lithographic patterning of the underlying layers. Layer 90 may be of any material suitable for such purposes. Layer 90 is conveniently of silicon oxide having a thickness of about 20-40 nanometers.</p> <p>Processing of the structure continues with the application of layer 92 of photoresist overlying oxide layer 90 as shown schematically in FIG. 4A. The photoresist is patterned using master mask 94, represented by the shaded region in FIG. 4B, containing images 95-99 for locating various device regions. Master mask 94 provides self-alignment of the critical device areas, for example in the case of the vertical NPN transistor, the collector contact, the base contact or contacts, the emitter contact, and the emitter-base active region. In accordance with one embodiment of the invention, master mask 94 defines the master electrode area which includes emitter contact opening 95, collector contact opening 96, and base contact openings 97, 98 located within perimeter 9 and surrounded by external region 99. Region 99 identifies the region, outside perimeter 9 of master mask 94. Openings or windows 95-98 located within perimeters 5-8 respectively are used in the subsequent process to form the "footprints" of the device terminals, and in the case of the vertical bipolar device, the active emitter-base region. Perimeter 5, although referred to generally herein as the emitter opening or emitter contact opening, is used in conjunction with epitaxial island 82 formed within field oxide 71 to locate both the base and emitter of the device as well as the emitter contact. Variations and further embodiments, in addition to the basic NPN transistor, are discussed later. Base contact openings 97, 98 are located within perimeters 7, 8 respectively. Collector contact opening 96 is located within perimeter 6."</p> <p>See, e.g., <u>Cuthbert '076</u>, figs.2 & 3:</p>

Asserted Claims of '998 Patent

Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al.
(translation)

FIG. 2






FIG. 3




See, e.g., Cuthbert '076, C2:66 to C3:25:

“A layer of spin-on-glass(SOG) 7 and a layer of photoresist 9 are now deposited to form the structure depicted in FIG. 2. The term "spin-on-glass" is well known to those skilled in the art and need not be defined. As can be seen, the SOG has a relatively planar surface and has smoothed out the topography of the underlying substrate. By relatively planar, it is meant that the surface is locally planar, although the surface may not be planar over the entire substrate surface. The SOG is put on with conventional techniques. The planarity of the surface depends upon the topography of the underlying material and the thickness of the SOG layer. Those skilled in the art will readily select a thickness for the SOG that is sufficient for it to act as an etch mask for the underlying gate. A thermal treatment or cure is desirably used to densify and flow the SOG. This process step also reduces the topography of the SOG and reduces variations in the resist layer thickness.

Lithographic techniques are now used to pattern the photoresist. The photoresist is then used as a mask for the etching of the SOG. The etching desirably produces vertical sidewalls in the SOG.

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<p>The resulting structure is depicted in FIG. 3. Those skilled in the art will readily select appropriate etching techniques and fabricate the structure. The pattern has, for example, gate structures of field effect transistors.”</p> <p>See, e.g., <u>Jinbo '222</u> (translation), fig. 1:</p>  <p>11 : 下地 13 : 第1のレジスト 13a : 第1のレジストパターン 13b : 不溶化処理済みの第1のレジストパターン</p> <p>15 : 第2のレジスト 15a : 第2のレジストパターン 17 : レジストパターン</p>
<p>11. The method of claim 8, wherein said step of depositing a photoresist includes depositing at least one of a negative photoresist, a positive photoresist and a positive photoresist with an image reversal step.</p>	<p>See, e.g., <u>Jinbo '222</u> (translation), at 7:</p> <p>“For example, with the aforementioned embodiment, TSMR-365iR was used as the resist, but the resist used with the present invention is not limited thereto; other resists (regardless of whether it is a negative resist or positive resist) are acceptable. However, when the insolubilization process is performed with a gas plasma that includes a fluorine compound gas for which the alkane hydrogen had been replaced with fluorine gas, it is preferable that the resist be a so-called novolac resist (both positive and negative resists are acceptable), because the effect of the insolubilization process can be clearly obtained.”</p>

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<p>See, e.g., <u>Jinbo '222</u> (translation), at 7:</p> <p>“Furthermore, in the aforementioned embodiment, the same resist was used for the first resist and the second resist, but when necessary they could be different resists.</p> <p>Furthermore, the present invention could also be applied so as to make the second resist pattern insoluble with respect to the solvent and developer fluid of a third resist, with the third resist pattern being formed on [the second resist], if necessary.”</p> <p>See, e.g., fig.1:</p>  <p>11: 下地 13: 第1のレジスト 13a: 第1のレジストパターン 13b: 不溶化処理済み第1のレジストパターン</p> <p>15: 第2のレジスト 15a: 第2のレジストパターン 17: レジストパターン</p>
16. The method of claim 8, wherein said step of developing said periodic pattern includes etching said pattern into a hardmask.	See, e.g., <u>Zdebel '002</u> , figs.3 & 4A:

Asserted Claims of '998 Patent

Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al.
(translation)




FIG. 3




FIG. 4A

See, e.g., Zdebel '002, C7:20 to C8:22:



“Two layers 84, 86 are conveniently deposited on surface 69 using low pressure chemical vapor deposition (LPCVD). First layer 84 is a layer of polycrystalline semiconductor, preferably silicon having a thickness conveniently of about 385 nanometers. Larger or smaller thicknesses may be used for layer 84 according to relationships with other layers which will be subsequently explained. Second layer 86 is conveniently a layer of silicon nitride or a sandwich of oxide plus nitride or a layer of other oxidation resistant material having a thickness of, for example, about 70-120 nanometers. Poly silicon layer 84 will be used to form poly silicon base contact regions 84 of FIG. 2. Where an NPN transistor is being formed, layer 84 is doped by ion implantation of, for example, boron. The doping may be performed during or anytime after deposition of layer 84, but is conveniently performed after deposition of layers 84 and 86 through nitride layer 86 and before deposition of layers 88 or 90. Poly silicon layer 84 is conveniently doped with singly ionized boron at an energy of about 70 KeV to a dose of about 1.times.10.sup.16 cm.sup.-2, although other doping levels may also be used depending on the desired device and circuit characteristics. The implantation is preferably arranged so that the relatively high dose of boron is located near the upper surface of polycrystalline silicon layer 84, just below silicon nitride 86.

After the boron implantation, two further layers 88, 90 are deposited, for example by LPCVD, over

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<p>silicon nitride layer 86. Layer 88 is desirably an undoped layer of polycrystalline silicon having a thickness conveniently of about 180 nanometers. Larger or smaller thicknesses may be used for layer 88, taking into account the thickness of other layers, as will be subsequently explained. Layer 90 is formed overlying poly layer 88. Layer 90 conveniently prevents contamination of poly layer 88 and serves as a hard mask for subsequent lithographic patterning of the underlying layers. Layer 90 may be of any material suitable for such purposes. Layer 90 is conveniently of silicon oxide having a thickness of about 20-40 nanometers.</p> <p>Processing of the structure continues with the application of layer 92 of photoresist overlying oxide layer 90 as shown schematically in FIG. 4A. The photoresist is patterned using master mask 94, represented by the shaded region in FIG. 4B, containing images 95-99 for locating various device regions. Master mask 94 provides self-alignment of the critical device areas, for example in the case of the vertical NPN transistor, the collector contact, the base contact or contacts, the emitter contact, and the emitter-base active region. In accordance with one embodiment of the invention, master mask 94 defines the master electrode area which includes emitter contact opening 95, collector contact opening 96, and base contact openings 97, 98 located within perimeter 9 and surrounded by external region 99. Region 99 identifies the region, outside perimeter 9 of master mask 94. Openings or windows 95-98 located within perimeters 5-8 respectively are used in the subsequent process to form the "footprints" of the device terminals, and in the case of the vertical bipolar device, the active emitter-base region. Perimeter 5, although referred to generally herein as the emitter opening or emitter contact opening, is used in conjunction with epitaxial island 82 formed within field oxide 71 to locate both the base and emitter of the device as well as the emitter contact. Variations and further embodiments, in addition to the basic NPN transistor, are discussed later. Base contact openings 97, 98 are located within perimeters 7, 8 respectively. Collector contact opening 96 is located within perimeter 6."</p> <p><i>See, e.g., Cuthbert '076, figs.2 & 3:</i></p>

Asserted Claims of '998 Patent


Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al.
(translation)



See, e.g., Cuthbert '076, C2:66 to C3:25:

“A layer of spin-on-glass(SOG) 7 and a layer of photoresist 9 are now deposited to form the structure depicted in FIG. 2. The term "spin-on-glass" is well known to those skilled in the art and need not be defined. As can be seen, the SOG has a relatively planar surface and has smoothed out the topography of the underlying substrate. By relatively planar, it is meant that the surface is locally planar, although the surface may not be planar over the entire substrate surface. The SOG is put on with conventional techniques. The planarity of the surface depends upon the topography of the underlying material and the thickness of the SOG layer. Those skilled in the art will readily select a thickness for the SOG that is sufficient for it to act as an etch mask for the underlying gate. A thermal treatment or cure is desirably used to densify and flow the SOG. This process step also reduces the topography of the SOG and reduces variations in the resist layer thickness.

Lithographic techniques are now used to pattern the photoresist. The photoresist is then used as a mask for the etching of the SOG. The etching desirably produces vertical sidewalls in the SOG.

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	<p>The resulting structure is depicted in FIG. 3. Those skilled in the art will readily select appropriate etching techniques and fabricate the structure. The pattern has, for example, gate structures of field effect transistors.”</p> <p>See, e.g., <u>Jinbo '222</u> (translation), fig. 1:</p>  <p>11 : 下地 13 : 第 1 のレジスト 13a : 第 1 のレジストパターン 13b : 不溶化処理済みの第 1 のレジストパターン</p> <p>15 : 第 2 のレジスト 15a : 第 2 のレジストパターン 17 : レジストパターン</p>
<p>18. The method of claim 8, wherein said step of depositing a material includes depositing a material on at least one of a textured substrate, a quantum structure, a flux pinning site for high-T_c superconductors, a birefringent material, a reflective optical coating, a photonic bandgap, an electronic device, an optical storage media, a magnetic storage media, an array of field emitters and a Dynamic Random Access Memory capacitor.</p>	<p>See, e.g., <u>Jinbo '222</u> (translation), at 2:</p> <p>“Projection exposure devices are widely used in the fabrication of semiconductor devices such as ICs and LSIs.</p> <p>Conventionally, when a resist pattern is formed using a projection exposure device, a procedure is typically used in which a substrate such as a silicon wafer is coated with a resist, and this resist is exposed with the projection exposure device, after which this resist is developed to obtain the final resist pattern.</p>

Asserted Claims of '998 Patent	Japanese Kokai Publication No. HEI 4[1992]-71222 to Jinbo et al. (translation)
	. . . In other words, these projection exposure devices are capable of patterning on the order of 0.5 μm, and capable of manufacturing a 16 Mbit DRAM or the like.”

20336-1313/LEGAL20529343.1