

EXHIBIT 19

IN THE UNITED STATES DISTRICT COURT FOR THE
WESTERN DISTRICT OF WISCONSIN

NOKIA CORPORATION,

Plaintiff,

v.

APPLE INC.,

Defendant.

Civil Action No. 10-CV-249

JURY TRIAL DEMANDED

APPLE INC.,

Counterclaim-Plaintiff,

v.

NOKIA CORPORATION and NOKIA INC.,

Counterclaim-Defendants.

DECLARATION OF DR. DAVID T. BLAAUW

I, Dr. David T. Blaauw, hereby declare as follows:

1. I have been retained by counsel for Nokia Corporation and Nokia Inc. (collectively, "Nokia") in support of their representation of Nokia against Apple Inc. in *Nokia Corporation v. Apple Inc.* (10-CV-249).

2. I give this Declaration for use in support of Nokia's Opening Claim Construction Brief regarding U.S. Patent No. 7,760,559 ("the 559 Patent").

3. I am currently a Professor of Electrical Engineering and Computer Science at the University of Michigan. Prior to joining the University of Michigan, I worked for

Motorola, Inc. as an Engineering Manager in the advanced design technology group from 1994 to 2001 and as a Staff Engineer in the semiconductor systems design technology group from 1993 to 1994. Prior to joining Motorola, I worked for IBM Corporation as a Development Staff Member from 1992 to 1993. I received my Bachelor of Science in computer science , with a second major in physics, from Duke University in 1986, my Master of Science in Computer Science from the University of Illinois at Urbana-Champaign in 1989, and my Doctor of Philosophy in Computer Science from the University of Illinois at Urbana-Campaign in 1992.

4. I have experience in the field of integrated circuit design, particularly addressing design issues pertaining to power management, performance, and robustness. My current curriculum vitae is attached to this report as Exhibit A, which includes a list of my research grants, publications, scholarly addresses, and professional activities.

5. I am compensated at a rate of \$400 an hour. My opinion is objective, and my compensation is not dependent on the outcome of this litigation.

6. I have reviewed the 559 Patent, its file history, and certain references cited during prosecution.

7. I have been asked to opine as to how one of ordinary skill in the art would understand the meaning of the term “during use” found in the 559 Patent.

8. One of ordinary skill in the art of the subject matter of the 559 Patent would have an M.S. in Electrical Engineering or Computer Science and have at least two years experience in the design of integrated circuits related to power management. I am at least one of ordinary skill in the art.

9. The term “during use” did not have an ordinary and customary meaning to one of ordinary skill in the relevant art as of the priority date of the 559 Patent.

10. “Use” in the context of an integrated circuit is not a binary condition, like “on” and “off” might be for a light switch.

11. An integrated circuit is not generally described as being “in use” or “not in use” in the relevant art.

12. It was known as of the priority date of the 559 Patent that integrated circuits and processors can be configured for various modes, or states, such as “active mode,” “idle mode,” “standby mode,” and “sleep mode.”

13. It would be unclear to one of skill in the art where the line between use and non use of an integrated circuit might be drawn, because the term “use” was not generally recognized as referring to any one particular mode or combination of modes.

14. One skilled in the art at the time of the invention would have been familiar with various techniques for managing power in an integrated circuit.

15. Such techniques generally involved placing all or certain parts of the integrated circuit in a low-power state, or interrupting the power supply to all or certain parts of the integrated circuit, during periods of inactivity.

16. Specific techniques known at the relevant time included “dynamic voltage scaling,” “clock gating,” and “power gating.”

17. Dynamic voltage scaling involves increasing or decreasing the voltage supply to certain components based on the current operating frequency requirements.

18. Clock gating disables the clock to certain components to stop activity and thereby eliminate most of the components’ power consumption.

19. In power gating, the power supply is cut off to components while they are not functionally required.

20. By employing one or more of these and other techniques, an integrated circuit could be configured for a variety of power management modes or states.

21. For example, the Intel “PXA27x” family of processors, which were available at the time of the invention, were configured for at least six processor power modes: (i) Normal mode – wherein power is supplied to all internal power domains including the processor and memory, and all clocks are running; (ii) Idle mode – wherein power is supplied to all internal power domains and most clocks are running, but the processor clock is stopped during periods of inactivity by setting a control register; (iii) Deep-idle mode – another idle mode wherein the CPU PhaseLockedLoop circuit is disabled and instead a more power efficient 13MHz oscillator is enabled; (iv) Standby mode – wherein power consumption is reduced, both peripheral and CPU clocks are stopped such that internal activity has stopped, but the state of the memory may be preserved; (v) Sleep mode – wherein power consumption is reduced further, most power supplies including those to the processor and memory can be cut off, most clocks are stopped, and CPU state is lost; and (vi) Deep-sleep mode – another sleep mode that offers the lowest power consumption by further disabling most IO pins of the integrated circuit.

22. The Intel “PXA27x” family of processors did not include a “use” mode.

23. It would be unclear to one of skill in the art which mode or modes would be in effect “during use” of the integrated circuit.

24. One skilled in the art might consider only the normal mode to include “use” of the device because that is the mode in which the entire device – processor, memory, and peripheral components – is fully active.

25. Another skilled in the art might also include one or more of the idle modes as “use” because most of the components including the memory are powered and clocked and the processor continues to monitor one or more internal or external interrupt lines for activity to indicate the need to restore the processor to normal mode.


26. A still other person skilled in the art might conclude that the device is still in “use” during the standby mode because the state of the memory can be maintained and thus the integrated circuit can at least be “used” to store data.

27. Further, some skilled in the art might even consider one or more of the sleep modes as “use” because some critical components (e.g., the real time clock (RTC) and the IO pins) are still active and the processor is still monitoring a restricted set of interrupt lines that restore the processor to normal mode; thus, at least some parts of the device are being “used.”

28. Reasonable minds would differ, however, on which mode(s) qualify as “use” because the term “during use” did not have a generally accepted meaning in the art.

I declare under penalty of perjury under the laws of the United States of America that the foregoing is true and correct.

Dated: December 17, 2010



Dr. David T. Blaauw

EXHIBIT A

CURRICULUM VITAE

David T. Blaauw

April 2010

I Personal Data

Office Address: Advanced Computer Architecture Laboratory, 4749 CSE Building
The University of Michigan
2260 Hayward
Ann Arbor, Michigan 48109-2122

Phone: (734) 763-4526 (work)
FAX: (734) 763-4617
E-mail: blaauw@umich.edu

II Employment History

A. Education

Doctor of Philosophy in Computer Science, University of Illinois, Urbana-Champaign, January 1992.
Thesis: "Functional Abstraction in Switch-Level Simulation."
Advisor: Professor Jacob A. Abraham

Master of Science in Computer Science, University of Illinois, Urbana-Champaign, May 1989.
Thesis: "Automatic Generation of Behavioral Models."
Advisor: Professor Jacob A. Abraham

Bachelor of Science in Physics with a second major in Computer Science, Duke University, May 1986.

B. Present Position

Professor of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, Michigan.

C. Employment History

- September 2007 - Present: Professor, Department of Electrical Engineer and Computer Science, University of Michigan, Ann Arbor, Michigan
- August 2001 - September 2007: Associate Professor, Department of Electrical Engineer and Computer Science, University of Michigan, Ann Arbor, Michigan.
- September 1994 - August 2001: Engineering Manager, Advanced Design Technology, Motorola, Inc., Austin, Texas.
- August 1993 - September 1994: Staff engineer, Semiconductor Systems Design Technology Group, Motorola, Inc., Austin, Texas.

- August 1992 - August 1993: Development Staff Member, IBM Corporation, Endicott, New York.

D. Honors and Awards

- Best Paper Award, “Low Power Circuit Design Based on Heterojunction Tunneling Transistors (HETTs),” ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED), August 2009
- 2008 Ted Kennedy Family Team Excellence Award (award shared with Todd Austin, Scott Mahlke, Trevor Mudge, Marios Papaefthymiou). The Ted Kennedy Family Team Excellence Award is an annual award given by the University of Michigan College of Engineering that recognizes the production of an extraordinary and significant piece of work from current or recent collaboration in teaching or research to the College of Engineering.
- 2008 Richard Newton GSRC Industrial Impact Award for “development of the Razor technology” (award shared with Professor Todd Austin). The Richard Newton GSRC Industrial Impact Award is an annual award given by the GSRC DARPA/MARCO center that recognizes research that is “at least five years old and has had a significant industrial impact.”
- University of Michigan College of Engineering Research Excellence Award for 2007-2008, January 2008
- Best Paper Nomination, “Energy Efficient Near-threshold Chip Multi-processing,” ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED), August 2007
- Best Paper Nomination, “Self-timed Regenerators for High-speed and Low-power Interconnect,” ACM/IEEE International Symposium on Quality Electronic Design (ISQED), March 2007
- Microprocessor Review Analysts’ Choice Award in Innovation for “Introducing Speculation on Correctness as a Method for Allowing Circuit Operation Beyond Worst-Case Design,” Microprocessor Review, February 2007
- 2004 IEEE Micro Top Picks special issue on the most industry relevant and significant papers of the year in computer architecture, “Razor: Circuit-Level Correction of Timing Errors for Low-Power Operation”
- University of Michigan Henry Russel Award for “Exceptional Scholarship and Conspicuous Ability as a Teacher,” November 2004
- Best Paper Nomination, “Parametric Yield Estimation Considering Leakage Variability,” ACM/IEEE Design Automation Conference (DAC), June 2004
- Best Paper Award, “Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation,” ACM/IEEE International Symposium on Microarchitecture (MICRO), November 2003
- Best Regular Paper Award, “Noise Analysis Methodology for Partially Depleted SOI Circuits,” IEEE Custom Integrated Circuits Conference (CICC), September 2003
- IBM Faculty Award, IBM Center for Advanced Studies, June 2003
- Best Paper Award, “Statistical Delay Computation Considering Spatial Correlations,” ACM/IEEE Asia-Pacific Design Automation Conference (ASP-DAC), January 2003
- IBM Faculty Award, IBM Center for Advanced Studies, June 2002
- Best Paper Nomination, “Pre-route Noise Estimation in Deep Submicron Integrated Circuits,” ACM/IEEE International Symposium on Quality Electronic Design (ISQED), March 2002
- Best Paper Nomination, “Driver Modeling and Alignment for Worst-Case Delay Noise,” ACM/IEEE Design Automation Conference (DAC), June 2001

- Best Paper Award, “On-Chip Inductance Modeling and Analysis,” ACM/IEEE Design Automation Conference (DAC), June 2000
- Motorola Innovation Award, 1997
- Motorola High Impact Technology Award, 1996

III Research Experience

A. Research Interests

My research interests focus on high-performance and low-power VLSI circuits, particularly addressing nano-meter design issues pertaining to power, performance and robustness. My aim is to develop novel circuit design techniques for effective VLSI design in the nano-meter era, in conjunction with efficient and accurate analysis and optimization methods for large, multi-million transistor designs.

B. Doctoral Students Supervised

| <u>Student</u> | <u>Thesis Title/Topic</u> | <u>Graduation Date</u> |
|-----------------------|---|------------------------|
| Aseem Agarwal | Statistical timing analysis for VLSI circuits | Mar 2005 |
| Dongwoo Lee | Analysis and minimization of leakage current | May 2005 |
| Rajeev Rao | Modeling and design of low-power VLSI systems under for multiple sources of uncertainty | Jul 2006 |
| Bo Zhai | Dynamic voltage scaling for embedded processor designs | Mar 2007 |
| Mini Nanua | Leakage and noise analysis in nano-scale technologies | Apr 2007 |
| Sanjay Pant | Power grid analysis and design | Dec 2007 |
| Eric Karl | Reliable computing on unpredictable silicon | Mar 2008 |
| Kaviraj Chopra | Statistical timing analysis including spatial correlations | Apr 2008 |
| Shidhartha Das | Razor: circuit speculation for power and performance efficient design | Oct 2008 |
| Carlos Tokunaga | Circuits and architectures for secure processing | Sep 2008 |
| Ravikishore Gandikota | Crosstalk-Noise analysis for nanometer VLSI circuits | Aug 2009 |
| Brian Cline | Process variation modeling for advance semiconductor circuits | Feb 2010 |
| Prashant Singh | Reliability analysis and wear-out detection | 2010 (expected) |
| Yoonmyung Lee | Ultra Low-Power Memory Design | 2011 (expected) |
| Nurrachman Liu | Automatic tuning of VLSI circuits | 2011 (expected) |
| Cheng Zhou | VLSI wearout modeling | 2011 (expected) |

| <u>Student</u> | <u>Thesis Title/Topic</u> | <u>Graduation Date</u> |
|-----------------|---------------------------------------|------------------------|
| Sudhir Satpathy | Fast and low power inconnect fabrics | 2012 (expected) |
| David Fick | Adaptive Low-power design | 2012 (expected) |
| Zhi Yoong Foo | Low power processor design techniques | 2013 (expected) |
| Gyouho Kim | Ultra-low power visual monitoring | 2014 (expected) |
| Bharan Giridhar | Adaptive Computing | 2014 (expected) |
| YeJoong Kim | Ultra-low voltage circuits | 2014 (expected) |

C. Masters Students Supervised

| <u>Student</u> | <u>Thesis Title/Topic</u> | <u>Graduation Date</u> |
|-------------------------|--|------------------------|
| Bhavana Thudi | Non-iterative switching window computation for delay noise | May 2003 |
| Wesley Kwong | Efficient circuit-level analysis of gate-oxide tunneling current in VLSI designs | May 2003 |
| Toan Pham | Clock skew reduction using Razor flip-flops | Dec 2003 |
| Amit Jain | Delay modeling for non-ramp input transitions | Nov 2004 |
| Amir Borna | Analysis of lithographic variations for chip performance | Aug 2005 |
| Deepesh John | Low power design through typical-case optimization | May 2006 |
| Yueh-Chuan Tzeng | Encryption processor for side channel attack avoidance | May 2006 |
| Meghna Singhal | Low power design using subthreshold operation | May 2006 |
| Sudharsen Kalaiselvan | Razor-3: A circuit speculation and SEU tolerant circuit technique | May 2007 |
| Mao-Ter Chen | Low power sensor node design | Dec 2008 |
| Jeffrey Yeh | Chip design for the developing world | 2009 (expected) |
| Jou-ching (George) Sung | Low power ADC design | August 2009 |
| Junsun Park | Intra-cellular chip design | May 2010 |

D. Research Grants

- Intel Corporation, “A Confidence Driven Model for Predictable Computing in Future Technologies,” \$169,000 total with \$56,333 to Blaauw, PI: Prof. Zhengya Zhang, Co-PIs: Prof. David Blaauw, Prof. Peter Chen, and Prof. Dennis Sylvester, University of Michigan, 03/2010 - 02/2011
- QUALCOMM, “Adaptive Design Solutions for VLSI Circuits,” \$50,000, gift, 09/01/09

- MARCO/DARPA - Multi-Scale Systems Center (MuSyC), “Subthreshold Sensor Node Design,” \$394,100 total, PI: Prof. David Blaauw, 11/2009 - 10/2012
- National Science Foundation (NSF), “Reclaiming Moore’s Law through Ultra Energy Efficient Computing,” \$2,778,507 total with \$643,700 to Blaauw, PI: Prof. David Blaauw, Co-PIs: Prof. Trevor Mudge, Prof. Dennis Sylvester, University of Michigan, Prof. Chaitali Chakrabarti, Arizona State University, Prof. David Money Harris, Harvey Mudd University, 09/2009 - 08/2014
- National Science Foundation (NSF), “Probabilistic Wearout in Nanoscale,” \$300,000 with \$150,000 to Blaauw, PI: Dennis Sylvester, Co-PI: David Blaauw, 08/2008 - 07/2011
- IBM Corporation/Defense Advanced Research Projects Agency (DARPA), “Strained Si/SiGe/Ge HETEROJUNCTION Tunneling Transistor (HETT) e with Steep Subthreshold Slope for Extremely Low Power Electronics,” \$17,971,252 with \$600,000 to Blaauw, PI: Steve Koester, Co-PI: David Blaauw, 01/2008 - 12/2009
- BAE Systems/United States Army, “Center for Objective Microelectronics and Biomimetic Adaptive Technology (COM-BAT),” \$8,962,200 with \$700,000 to Blaauw, PI: Kamal Sarabandi, Co-PI: David Blaauw, 5/2008 - 5/2013
- Intel Corporation, “Adaptive Digital Design in the Nanometer Regime,” \$100,000, gift, 3/2008 - 3/2010
- Sun Microsystems, “Robust Low Voltage SRAM Design,” \$150,000, gift, 9/2007 - 9/2010
- Intel Corporation, “Circuit and Microarchitectural Methods for Subthreshold Design,” \$40,000, gift, 7/2007
- MARCO/DARPA - Gigascale Systems Research Center (GSRC), “Elastic: An Adaptive Self-Healing Architecture for Unpredictable Silicon,” \$600,000 total, PI: David Blaauw, 9/2006 - 9/2009
- Semiconductor Research Corporation (SRC), “A Design Optimization Framework for Process Variation Tolerance,” \$390,000 total with \$195,000 to Blaauw, PI: Dennis Sylvester, Co-PI: David Blaauw, University of Michigan, 9/2006 - 8/2009
- Intel Corporation, “Circuit and Microarchitectural Methods for Subthreshold Design” \$40,000, gift, 7/2006
- Semiconductor Research Corporation (SRC), “CAD Solutions for Parametric Yield Optimization,” \$321,000 total with \$160,000 to Blaauw, PI: Dennis Sylvester, Co-PI: David Blaauw, University of Michigan, 9/2005 - 7/2008
- Intel Corporation, “Circuit and Microarchitectural Methods for Subthreshold Design” \$40,000, gift, 7/2005
- NSF Engineering Research Center (ERC) for Wireless Integrated Micro Systems (WIMS), “Subthreshold Processor Design,” PI: Kenneth Wise, University of Michigan, \$60,000 to Blaauw, 5/2005 - 5/2010
- ARM, Ltd, “Low Power Computing for Embedded Applications,” \$5,000,000 total, with approx. \$1,600,000 to Blaauw, PI: Trevor Mudge, University of Michigan, Co-PIs: David Blaauw, Scott Mahlke, University of Michigan, 5/2005 - 5/2010
- Semiconductor Research Corporation (SRC), “Optimization of Lithographic Induced Variability for Improved Circuit Performance,” \$161,029, PI: David Blaauw, 9/2004 - 8/2007
- Intel Corporation, “Power Grid Integrity Analysis,” \$50,000, gift, 7/2004
- Photonics, Inc. \$75,000, gift, 6/2004 - 5/2005

- ARM, Ltd, “Low Power Computing for Embedded Applications,” \$240,000 total with \$60,000 to Blaauw, PI: Trevor Mudge, University of Michigan, Co-PIs: David Blaauw, Scott Mahlke and Todd Austin, University of Michigan, 5/2004 - 5/2005
- National Science Foundation (NSF), Information Technology Research (ITR), “Collaborative Research ITR: Mobile Supercomputing,” \$1,900,000 total with \$320,603 to Blaauw, PI: Prof. Trevor Mudge, Co-PIs: Prof. David Blaauw, Prof. Todd Austin, Prof. Scott Mahlke, University of Michigan, Prof. Wayne Wolf, Princeton University, Prof. Chaitali Chakrabarti, Arizona State University, 11/2003 - 11/2007
- Intel Corporation, “VLSI Design Curriculum,” \$247,292 total with \$61,823 to Blaauw, PI: Richard Brown, Co-PIs: Prof. David Blaauw, Prof. Michael Flynn, and Prof. Dennis Sylvester, University of Michigan, 10/2003 - 10/2004
- MARCO/DARPA - Gigascale Systems Research Center (GSRC), “Power Aware Systems,” \$600,000 total, PI: David Blaauw, 9/2003 - 9/2006
- IBM Corporation, Center for Advanced Studies, “Static Performance Analysis under Process and Environment Variations,” \$40,000, Faculty Award, 9/2003
- Intel Corporation, “Power Grid Integrity Analysis,” \$50,000, gift, 7/2003
- Semiconductor Research Corporation (SRC), “Analysis and Reduction of Simultaneous Gate-Oxide Tunneling and Subthreshold Leakage Current,” \$360,000 total with \$160,000 to Blaauw, PI: David Blaauw, Co-PI: Dennis Sylvester, University of Michigan, 7/2003 - 7/2006
- National Science Foundation (NSF), “Performance Analysis and Optimization for Nanometer Design,” \$375,000, PI: David Blaauw, 6/2003 - 6/2006
- ARM, Ltd, “Low Power Computing for Embedded Applications,” \$240,000 total with \$60,000 to Blaauw, PI: Trevor Mudge, University of Michigan, Co-PIs: David Blaauw and Scott Mahlke, University of Michigan, 5/2003 - 5/2004
- IBM Corporation, Center for Advanced Studies, “Leakage Characterization and Analysis,” \$40,000, Faculty Award, 9/2002
- National Science Foundation (NSF), Information Technology Research (ITR), “Methodologies for Robust Design of Information Systems under Multiple Sources of Uncertainty”, \$1,800,00 total with \$450,000 to Blaauw, PI: David Blaauw, Co-PIs: Prof. Dennis Sylvester, University of Michigan, Prof. Sachin Sapatnekar, University of Minnesota, Prof. Sarma Vrudhula, University of Arizona, 8/2002 - 8/2006
- Intel Corporation, “Power Grid Integrity Analysis,” \$50,000, gift, 7/2002
- MARCO/DARPA - Giga-Scale Research Center (GSRC), “Power Management for Nanometer design,” \$197,000, PI: David Blaauw, 10/2001 - 8/2003
- Semiconductor Research Corporation (SRC), “Variability in Chip-Level Performance and Signal Integrity Verification,” \$257,000, PI: David Blaauw, 10/2001 - 10/2004

IV Teaching Experience

A. Undergraduate Courses Taught

| <u>Course Number</u> | <u>Title</u> | <u>Semester</u> | <u>Class Size</u> | <u>Rating (out of 5)</u> |
|----------------------|------------------------------|-----------------|-------------------|--------------------------|
| UM EECS 270 | Introduction to Logic Design | Fall 2003 | 87 | 4.77 |
| | | Fall 2002 | 109 | 4.77 |
| UM EECS 427 | VLSI Design I | Fall 2006 | 31 | 4.89 |
| | | Fall 2008 | 28 | 4.56 |

B. Graduate Courses Taught

| <u>Course Number</u> | <u>Title</u> | <u>Semester</u> | <u>Class Size</u> | <u>Rating (out of 5)</u> |
|----------------------|---|-----------------|-------------------|--------------------------|
| UM EECS 598 | Advanced VLSI Design | Fall 2005 | 12 | 4.25 |
| UM EECS 598 | Issues in High-Performance Deep-Sub-micron Design | Fall 2001 | 11 | 4.75 |
| UM EECS 627 | Advanced VLSI Design | Winter 2009 | 23 | 4.75 |
| | | Winter 2007 | 20 | 4.79 |
| | | Winter 2006 | 22 | 4.55 |
| | | Winter 2005 | 20 | 4.79 |
| | | Winter 2004 | 35 | 4.59 |
| | | Winter 2003 | 36 | 4.61 |
| | | Winter 2002 | 40 | 4.31 |

V Publications

A. Books

1. Ashish Srivastava, Dennis Sylvester and David Blaauw, *Statistical Analysis and Optimization for VLSI: Timing and Power*, Kluwer Academic Publishers, 2005

B. Book Chapters

1. Shidhartha Das, David Roberts, David Blaauw, David Bull, Trevor Mudge, "Architectural Techniques for Adaptive Computing", Chapter in *Adaptive Techniques for Dynamic Processor Optimization: Theory and Practice*, Alice Wang and Sam Naffziger, editors, Springer Publishing Company, 2008
2. David Blaauw, Sanjay Pant, Rajat Chaudhry and Rajendran Panda, "Design and Analysis of Power Supply Networks," Chapter in *Electronic Design Automation for Integrated Circuits Handbook*, Louise Sheffer, Luciano Lavagno and Grant Martin, editors, CRC Press, 2005
3. Sarvesh Kulkarni, Ashish Srivastava, Dennis Sylvester, David Blaauw, "Power Optimization Techniques using Multiple Supply Voltages," Chapter in *Closing the Power Gap between ASIC and Custom*, David Chinnery and Kurt Keutzer, editors, Kluwer Academic Publishers, 2005
4. David Blaauw, Abhijit Dharchoudhury, Rajendran Panda, "Design and Analysis of Power Distribution Networks for Processor Design," Chapter in *IEEE Design of High Performance Microprocessors Circuits*, Anantha Chandrakasan, William Bowhill, and Frank Fox, editors, IEEE Press, 2000
5. Abhijit Dharchoudhury, Shantanu Ganguly, David Blaauw, "Timing and Signal Integrity Analysis," Chapter in *Handbook for VLSI Design*, Wai Kai Chen, editor, IEEE Press, 2000
6. Dongwoo Lee, Bo Zhai, David Blaauw, Dennis Sylvester, "Static Leakage Reduction through Simultaneous V_t/T_{ox} and State Assignment," Chapter in *Ultra Low-Power Electronics and Design*, Enrico Macii, editor, Kluwer Academic Publishers, 2004

C. Invited Articles

1. Ronald G Dreslinski, Michael Wieckowski, David Blaauw, Dennis Sylvester, Trevor Mudge, "Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits," Proceedings of the IEEE, Special Issue on Ultra-Low Power Circuit Technology, Vol. 98, No. 2, February 2010, pg. 253 - 266
2. David Blaauw, Shidhartha Das, "CPU, Heal Thyself," IEEE Spectrum, August 2009
3. Shidhartha Das, David Blaauw, David Bull, Krisztian Flautner, Rob Aitken, "Addressing Design Margins through Error-tolerant Circuits," ACM/IEEE Design Automation Conference (DAC), July 2009
4. Shidhartha Das, David Blaauw, "Adaptive Design for Nanometer Technology," IEEE International Symposium on Circuits and Systems (ISCAS), May 2009
5. Dennis Sylvester, Scott Hanson, Mingoo Seok, Yu-Shiang Lin, David Blaauw, "Designing Robust Ultra-Low Power Circuits," International Electron Devices Meeting (IEDM), December 2008
6. David Blaauw, Kaviraj Chopra, Ashish Srivastava, Lou Sheffer, "Statistical Timing Analysis: Basic Principles to State-of-the-Art," *Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, invited review article, Vol. 27, No. 4, April 2008, pg. 589-607
7. Scott Hanson, Bo Zhai, David Blaauw, Dennis Sylvester, "Energy-Optimal Circuit Design," IEEE International SoC Design Conference, November 2007

8. Sanjay Pant, Eli Chiprout, David Blaauw, "Power Grid Physics and Implications for CAD," *IEEE Design and Test of Computers (D & T)*, Vol. 24, No. 3, May-June 2007, pg. 246-254
9. Dennis Sylvester, Scott Hanson, Bo Zhai, and David Blaauw, "Design strategies for ultra-low voltage circuits," IEEE International SoC Design Conference, September 2006
10. Scott Hanson, Bo Zhai, David Blaauw, Dennis Sylvester, Andres Bryant, Xinlin Wang, "Energy Optimality and Variability in Subthreshold Design," ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED), September 2006
11. Shidhartha Das, David Roberts, Seokwoo Lee, Sanjay Pant, David Blaauw, Todd Austin, Trevor Mudge, Krisztián Flautner, "A Self-Tuning Dynamic Voltage Scaled Processor Using Delay-Error Detection and Correction," IEEE International Conference on Integrated Circuit Design & Technology (ICICDT), May 2006
12. David Blaauw and Bo Zhai, "Energy Efficient Design for Subthreshold Supply Voltage Operation," IEEE International Symposium on Circuits and Systems (ISCAS), May 2006
13. Rajeev R. Rao, David Blaauw, Dennis Sylvester, Anirudh Devgan, "Modeling and Analysis of Parametric Yield Under Power and Performance Constraints," *IEEE Design and Test of Computers (D&T)*, Vol. 22, No. 4, July-August 2005, pg. 376-385
14. Todd Austin, Valeria Bertacco, David Blaauw, Trevor Mudge, "Opportunities and Challenges for Better Than Worst-Case Design," ACM/IEEE Asia-Pacific Design Automation Conference (ASP-DAC), January 2005, pg. 1-2
15. Bo Zhai, David Blaauw, Dennis Sylvester, Krisztián Flautner, "Extended Dynamic Voltage Scaling for Low Power Design," IEEE International SOC Conference, September 2004, pg. 389-394
16. Todd Austin, David Blaauw, Trevor Mudge, Krisztián Flautner, "Making Typical Silicon Matter with Razor" *IEEE Computer*, March 2004, pg. 57-65
17. David Blaauw, Kaushik Gala, "Inductance: Implications and Solutions for High-Speed Digital Circuits - Inductance Extraction and Modeling," IEEE International Solid-State Circuits Conference (ISSCC), February 2002, pg. 548-553
18. David Blaauw, "Signal Integrity Issues in High Performance Design," IEEE International Workshop on Power and Timing Modeling, Optimization and Simulation (Patmos), September 2001, pg. 5.1.1-5.1.4
19. Kaushik Gala, David Blaauw, Junfeng Wang, Vladimir Zolotov, Min Zhao, "Inductance 101: Analysis and Design Issues," ACM/IEEE Design Automation Conference (DAC), June 2001, pg. 329-334
20. David Blaauw, Kaushik Gala, Vladimir Zolotov, Rajendran Panda, Junfeng Wang, "On-Chip Inductance Modeling," ACM/IEEE Great Lake Symposium on VLSI Design (GLSVLSI), March 2000, pg. 75-80
21. David Blaauw, "Power Management Issues in High Performance Processor Design," IEEE Alessandro Volta Workshop on Low-Power Design (VOLTA), March 1999, pg. 2
22. David Blaauw, Abhijit Dharchoudhury, Rajendran Panda, Supamas Sirichotiyakul, Chanhee Oh, Tim Edwards, "Industrial Perspectives on Emerging CAD Tools for Low Power Processor Design," ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED), August 1998, pg. 143-148
23. Abhijit Dharchoudhury, Rajendran Panda, David Blaauw, Ravi Vaidyanathan, Bogdan Tutuianu, David Bearden, "Methodology for the Design and Analysis of Power Distribution Networks on the PowerPC Microprocessor," ACM/IEEE Design Automation Conference (DAC), June 1998, pg. 738-743

D. Journals

1. Scott Hanson, ZhiYoong Foo, David Blaauw, Dennis Sylvester, "A 0.5V Sub-Microwatt CMOS Image Sensor with Pulse-Width Modulation Read-Out," *IEEE Journal of Solid-State Circuits (JSSC) to the Special Issue on VLSI Circuits*, Vol. 45, No. 4, April 2010, pgs. 759 - 767
2. Shidhartha Das, Carlos Tokunaga, Sanjay Pant, Wei-Hsiang Ma, Sudharsen Kalaiselvan, Kevin Lai, David Bull, David Blaauw, "Razor II: In Situ Error Detection and Correction for PVT and SER Tolerance," *IEEE Journal of Solid-State Circuits (JSSC)*, **Invited Paper to the Special Issue on ISSCC**, Vol. 44, No. 1, January 2009, pgs. 32 - 48
3. Ravikishore Gandikota, Kaviraj Chopra, David Blaauw, Dennis Sylvester, "Victim-Alignment in Crosstalk-Aware Timing Analysis," *Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol. 29, No. 2, pgs. 261 - 274
4. Carlos Tokunaga and David Blaauw, "Securing encryption systems with a switched capacitor current equalizer," *IEEE Journal of Solid-State Circuits (JSSC)*, **Invited Paper to the Special Issue on ISSCC**, Vol. 45, No. 1, January 2010, pgs. 23 - 31
5. Rajeev Rao, Vivek Joshi, David Blaauw, Dennis Sylvester, "Circuit Optimization Techniques to Mitigate the Effects of Soft Errors in Combinational Logic," *ACM Transactions on Design Automation of Electronic Systems (TODAES)*, Vol. 15, Issue 1, December 2009, Article 5
6. Bo Zhai, Sanjay Pant, Leyla Nazhandali, Scott Hanson, Javin Olson, Ann Reeves, Michael Minuth, Ryan Helfand, Todd Austin, Dennis Sylvester, David Blaauw, "Energy Efficient Subthreshold Processor Design," *IEEE Transactions on Very Large Scale Integration Systems (T-VLSI)*, Vol. 17, No. 8, August 2009, pgs. 1127 - 1137
7. Yu-Shiang Lin, Dennis Sylvester, David Blaauw, "Alignment Independent Chip-to-Chip Communication for Sensor Applications using Passive Capacitive Signaling," *IEEE Journal of Solid-State Circuits (JSSC)*, **Invited Paper to the Special Issue on VLSI Circuits**, Vol. 44, No. 4, April 2009, pgs. 1156 - 1166
8. Scott Hanson, Mingoo Seok, Yu-Shiang Lin, Zhiyoong Foo, Daeyon Kim, Yoonmyung Lee, Nurrachman Liu, Dennis Sylvester, David Blaauw, "A Low-Voltage Processor for Sensing Applications with Picowatt Standby Mode," *IEEE Journal of Solid-State Circuits (JSSC)*, **Invited Paper to the Special Issue on VLSI Circuits**, Vol. 44, No. 4, April 2009, pgs. 1145 - 1155
9. Fabio Albano, Yu-Shiang Lin, David Blaauw, Dennis Sylvester, Kensall Wise, Ann Marie Sastry, "A fully integrated microbattery for an implantable microelectromechanical system," *Journal of Power Sources*, August 2008
10. Bo Zhai, Scott Hanson, David Blaauw, Dennis Sylvester, "A Variation-Tolerant Sub-200mV 6-T Sub-threshold SRAM," *IEEE Journal of Solid-State Circuits (JSSC)*, **Invited Paper to the Special Issue on the 2008 Compound Semi-Conductor Integrated Circuit Symposium (CSICS'08)**, Vol. 43, No. 10, October 2008, pgs. 2338 - 2348
11. Scott Hanson, Bo Zhai, Mingoo Seok, Brian Cline, Kevin Zhou, Meghna Singhal, Michael Minuth, Javin Olson, Leyla Nazhandali, Todd Austin, Dennis Sylvester, David Blaauw, "Exploring Variability and Performance in a Sub-200 mV Processor", *IEEE Journal of Solid-State Circuits (JSSC)*, **Invited Paper to the Special Issue on VLSI Circuits**, Vol. 43, No. 4, April 2008, pgs. 881 - 891
12. Prashant Singh, Jae-Sun Seo, David Blaauw, Dennis Sylvester, "Self-timed Regenerators for High-speed and Low-power On-chip Global Interconnect," *IEEE Transactions on Very Large Scale Integration Systems (T-VLSI)*, Vol. 16, No. 6, June 2008, pgs. 673-677

13. Sarvesh Kulkarni, Dennis Sylvester, David Blaauw, "Design-Time Optimization of Post-Silicon Tuned Circuits using Adaptive Body Bias," *Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol. 27, No. 3, March 2008, pgs. 481-494
14. Eric Karl, David Blaauw, Dennis Sylvester, Trevor Mudge, "Multi-Mechanism Reliability Modeling and Management in Dynamic Systems," *IEEE Transactions on Very Large Scale Integration Systems (T-VLSI)*, Vol. 16, No. 4, April 2008, pgs. 476-487
15. Carlos Tokunaga, David Blaauw, Trevor Mudge, "True Random Number Generator with a Metastability-based Quality Control," *IEEE Journal of Solid-State Circuits (JSSC)*, **Invited Paper to the Special Issue on the 2007 IEEE International Solid-State Circuits Conference (ISSCC)**, Vol. 43, No. 1, January 2008, pgs. 78 - 85
16. Ashish Srivastava, Kaviraj Chopra, Saumil Shah, Dennis Sylvester, David Blaauw, "A Novel Approach to Perform Gate-level Yield Analysis and Optimization Considering Correlated Variations in Power and Performance," *Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol. 27, No. 2, February 2008
17. Scott Hanson, Mingoo Seok, Dennis Sylvester, David Blaauw, "Nanometer Device Scaling in Sub-threshold Logic and SRAM," *Special Issue of IEEE Transactions on Electron Devices (T-ED)*, Vol. 55, Issue 1, January 2008, pgs. 175 - 185
18. Rajeev Rao, Kaviraj Chopra, David Blaauw, Dennis Sylvester, "Computing the Soft Error Rate of a Combinational Logic Circuit Using Parameterized Descriptors," *IEEE Transactions on Very Large Scale Integration Systems (T-VLSI)*, Vol. 26, Issue 3, March 2007, pgs. 468 - 479
19. Dennis Sylvester, David Blaauw, Eric Karl, "ElastiC: An Adaptive Self-Healing Architecture for Unpredictable Silicon," *IEEE Design and Test of Computers (D&T)*, Vol. 23, No. 6, November 2006, pg. 484 - 490
20. Dongwoo Lee, David Blaauw, Dennis Sylvester, "Runtime Leakage Minimization through Probability-Aware Optimization," *IEEE Transactions on Very Large Scale Integration Systems (T-VLSI)*, Vol. 14, No. 10, October 2006, 1075-1088
21. Rajeev Rao, Anirudh Devgan, David Blaauw, Dennis Sylvester, "Analytical Yield Prediction Considering Leakage/Performance Correlation," *Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol. 25, Issue 9, September 2006, pg. 1685-1695
22. Scott Hanson, Bo Zhai, Kerry Bernstein, David Blaauw, Andres Bryant, Leland Chang, Koushik Das, Wilfried Haensch, Edward Nowak, Dennis Sylvester, "Ultra-Low Voltage Minimum Energy CMOS" *IBM Journal of Research and Development*, Vol. 50, No. 4/5, July/September 2006, pg. 469-490
23. Kanak Agarwal, Mridul Agarwal, Dennis Sylvester, David Blaauw, "Statistical Interconnect Metrics for Physical-Design Optimization," *Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol. 25, Issue 7, July 2006, pg. 1273-1288
24. Kanak Agarwal, Dennis Sylvester, David Blaauw, "Modeling and Analysis of Crosstalk Noise in Coupled RLC Interconnects," *Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol. 25, No. 5, May 2006, pg. 892-901, short paper
25. Shidhartha Das, David Roberts, Seokwoo Lee, Sanjay Pant, David Blaauw, Todd Austin, Krisztián Flautner, Trevor Mudge, "A Self-Tuning DVS Processor using Delay-Error Detection and Correction," *IEEE Journal of Solid-State Circuits (JSSC)*, **Invited Paper to the Special Issue on the 2005 Symposium on VLSI Circuits**, Vol. 41, No. 4, April 2006, pg. 792-804, invited paper
26. Rajeev Rao, Harmander Deogun, David Blaauw, Dennis Sylvester, "Bus Encoding for Total Power Reduction using a Leakage-Aware Buffer Configuration," *IEEE Transactions on Very Large Scale Integration Systems (T-VLSI)*, December 2005, pg. 1376-1383

27. Sarvesh Bhardwaj, Sarma Vrudhula, David Blaauw, "Probability Distribution of Signal Arrival Times Using Bayesian Networks," *Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol 24, No. 11, November 2005, pg. 1784-94
28. Bo Zhai, David Blaauw, Dennis Sylvester, Krisztián Flautner, "The Limit of Dynamic Voltage Scaling and Insomniac Dynamic Voltage Scaling," *IEEE Transactions on Very Large Scale Integration Systems (T-VLSI)*, November 2005, pg. 1239-1252
29. Nam Sung Kim, David Blaauw, Trevor Mudge, "Quantitative Analysis and Optimization Techniques for On-Chip Cache Leakage Power," *IEEE Transactions on Very Large Scale Integration Systems (T-VLSI)*, October 2005, pg. 1147-1156
30. Dongwoo Lee, David Blaauw, Dennis Sylvester, "Static Leakage Reduction through Simultaneous V_t Tox and State Assignment," *Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol 24, No. 7, July 2005, pg. 1014-1029
31. Murat R. Becer, David Blaauw, Ilan Algor, Rajendran Panda, Chanhee Oh, Vladimir Zolotov, Ibrahim Hajj, "Post-Route Gate Sizing for Crosstalk Noise Reduction," *Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol. 23, No. 12, December 2004, pg 1670, short paper
32. Himanshu Kaul, Dennis Sylvester, David Blaauw, "Performance Optimization of Critical Nets through Active Shielding," *IEEE Transactions on Circuits and Systems I: Analog and Digital Signal Processing (T-CAS)*, December 2004, pg. 2417-2435
33. Dan Ernst, Shidhartha Das, Seokwoo Lee, David Blaauw, Todd Austin, Trevor Mudge, Nam Sung Kim, Krisztián Flautner, "Razor: Circuit-Level Correction of Timing Errors for Low-Power Operation", *IEEE*, Vol. 24, No. 6, November-December 2004, pg. 10-20
34. Kanak Agarwal, Dennis Sylvester, David Blaauw, "A Simple Metric for Slew Rate of RC Circuits Based on Two Circuit Moments," *Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol. 23, No. 9, September 2004, pg. 1346-1354, short paper
35. Mini Nanua, David Blaauw, "Noise Analysis Methodology for partially depleted SOI Circuits," *IEEE Journal of Solid-State Circuits (JSSC)*, **Invited Paper** to the Special Issue on the 2003 Custom Integrated Circuits Conference (CICC 2003), Vol. 39, No. 9, September 2004, pg. 1581-1585
36. Aseem Agarwal, Vladimir Zolotov, David Blaauw, "Statistical Clock Skew Analysis Considering Intra-die Process Variations," *Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol. 23, No. 8, August 2004, pg. 1231-1242
37. Todd Austin, David Blaauw, Scott Mahlke, Trevor Mudge, Chaitali Chakrabarti, Wayne Wolf, "Mobile supercomputers," *Communications of the ACM*, Vol 37, No 5, May 2004, Pg 81 - 83
38. Nam Sung Kim, Krisztián Flautner, David Blaauw, Trevor Mudge, "Circuit and Microarchitectural Techniques Reducing Cache Leakage Power," *IEEE Transactions on Very Large Scale Integration Systems (T-VLSI)*, Vol. 12, No. 2, February 2004, pg. 167-184
39. Dongwoo Lee, David Blaauw, Dennis Sylvester, "Gate Oxide Leakage Current Analysis and Reduction for VLSI Circuits," *IEEE Transactions on Very Large Scale Integration Systems (T-VLSI)*, Vol. 12, No. 2, February 2004, pg. 155-166
40. Rajeev Rao, Ashish Srivastava, David Blaauw, Dennis Sylvester, "Statistical Analysis of Subthreshold Leakage Current for VLSI Circuits," *IEEE Transactions on Very Large Scale Integration Systems (T-VLSI)*, Vol. 12, No. 2, February 2004, pg. 131-139

41. Kanak Agarwal, Dennis Sylvester, David Blaauw, "An Effective Capacitance Based Driver Output Model for On-Chip RLC Interconnects," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol. 23, No. 1, January 2004, pg. 128-136, short paper
42. Kanak Agarwal, Dennis Sylvester, David Blaauw, "A Library Compatible Driver Model for On-Chip RLC Transmission Lines," *Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol. 23, No. 1, January 2004, pg. 128-136, short paper
43. Nam Sung Kim, Todd Austin, David Blaauw, Trevor Mudge, Krisztián Flautner, Jie Hu, Mary Jane Irwin, Mahmut Kandemir, Vijaykrishnan Narayanan, "Leakage Current: Moore's Law Meets Static Power," *IEEE Computers*, Vol. 36, No. 12, December 2003, pg. 68-75
44. Aseem Agarwal, Vladimir Zolotov, David Blaauw, "Statistical Timing Analysis Using Bounds and Selective Enumeration," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol. 22, No. 9, September 2003, pg. 1243-1260
45. Sarma Vrudhula, David Blaauw, Supamas Sirichotiyakul, "Probabilistic Analysis of Interconnect Coupling Noise," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol. 22, No. 9, September 2003, pg. 1188-1203
46. David Blaauw, Luciano Lavagno, "Guest editorial," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol. 22, No. 8, August 2003, pg. 962-963, guest editorial
47. Rajendran Panda, Savithri Sundareswaran, David Blaauw, "Impact of Low-Impedance Substrate on Power Supply Integrity," *IEEE Design and Test of Computers (D&T)*, Vol. 20, No. 3, May-June 2003, pg. 16-22
48. Vladimir Zolotov, David Blaauw, Rajendran Panda, Chanhee Oh, "Cross-Coupled Noise Propagation in VLSI Designs," *International Journal of Analog Integrated Circuits and Signal Processing*, Kluwer press, Vol. 35, No. 2-3, I-2, May 2003, pg. 133-142
49. Li Ding, David Blaauw, Pinaki Mazumder, "Accurate Crosstalk Noise Modeling for Early Signal Integrity," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol. 22, No. 5, May 2003, pg. 627-634, short paper
50. David Blaauw, Supamas Sirichotiyakul, Chanhee Oh, "Driver Modeling and Alignment for Worst-Case Delay Noise," *IEEE Transactions on Very Large Scale Integration Systems (T-VLSI)*, Vol. 11, No. 2, April 2003, pg. 157-166
51. Murat Becer, David Blaauw, Rajendran Panda, Ibrahim Hajj, "Early Probabilistic Noise Estimation for Capacitively Coupled Interconnects," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol. 22, No. 3, March 2003, pg. 337-345, short paper
52. Haitian Hu, David Blaauw, Vladimir Zolotov, Kaushik Gala, Min Zhao, Rajendran Panda, Sachin Sapatnekar, "Fast On-Chip Inductance Simulation Using a Precorrected-FFT Method," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol. 22, No. 1, January 2003, pg. 49-66
53. David Blaauw, Chanhee Oh, Vladimir Zolotov, Arubindo Dasgupta, "Static Electromigration Analysis for On-Chip Signal Interconnects," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol. 22, No. 1, January 2003, pg. 39-48
54. Kaushik Gala, David Blaauw, Vladimir Zolotov, Pravin Vaidya, Anil Joshi, "Inductance Model and Analysis Methodology for High-Speed On-Chip Interconnect," *IEEE Transactions on Very Large Scale Integration Systems (T-VLSI)*, Vol. 10, No. 6, December 2002, pg. 730-745
55. David Blaauw, Steve Martin, Krisztián Flautner, Trevor Mudge, "Leakage Current Reduction in VLSI Systems," *Journal of Circuits, Systems, and Computers*, Vol. 11, No. 6, December 2002, pg. 621-635

56. David Blaauw, Vladimir Zolotov, Savithri Sundareswaran, "Slope Propagation in Static Timing Analysis," *Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol. 21, No. 10, October 2002, pg. 1180-1195
57. David Blaauw, Luciano Lavagno, "Hot Topics at This Year's Design Automation Conference," *IEEE Design and Test of Computers (D&T)*, Vol 19, No. 4, July-August 2002, pg. 72-73, guest editorial
58. Alexey Glebov, Sergey Gavrilov, Vladimir Zolotov, David Blaauw, "False-Noise Analysis Using Logic Implications," *ACM Transactions on Design Automation of Electronic Systems (TODAES)*, Vol. 7, No. 3, July 2002, pg. 1-25
59. Supamas Sirichotiyakul, Tim Edwards, Chanhee Oh, Rajendran Panda, David Blaauw, "Duet: an Accurate Leakage Estimation and Optimization Tool for Dual-Vt Circuits," *IEEE Transactions on Very Large Scale Integration Systems (T-VLSI)*, Vol. 10, No. 2, April 2002, pg. 79-90
60. Min Zhao, Rajendran Panda, Sachin Sapatnekar, David Blaauw, "Hierarchical Analysis of Power Distribution Networks," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol. 21, No. 2, February 2002, pg. 159-168
61. David Blaauw, Thaddeus Gabara, "Guest Editorial Low Power Electronics and Design," *IEEE Transactions on Very Large Scale Integration Systems (T-VLSI)*, Vol. 9, No. 1, February 2001, pg. 1-2, guest editorial
62. Larry Jones, David Blaauw, "A Cache-based Method for Accelerating Switch-Level Simulation," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol. 13, No. 2, February 1994, pg. 211-218
63. Daniel Saab, Robert Mueller-Thuns, David Blaauw, Jacob Abraham, Joe Rahmeh, "Hierarchical Multi-level Fault Simulation of Large Systems," *JETTA: Journal of Electric Testing: Theory and Applications*, Vol. 1, No. 2, March 1990, pg. 139-149

E. Conference Papers

1. Cheng Zhuo, David Blaauw, Dennis Sylvester, "Process Variation and Temperature Aware Reliability Management," ACM/IEEE Design Automation and Test in Europe Conference (DATE), March 2010
2. Michael Wieckowski, Dennis Sylvester, David Blaauw, "A Black Box Method for Stability Analysis of Arbitrary SRAM Cell Structures," ACM/IEEE Design Automation and Test in Europe Conference (DATE), March 2010
3. David Bull, Shidhartha Das, Karthik Shivashankar, Ganesh Dasika, Krisztian Flautner, David Blaauw, "A Power-efficient 32bit ARM ISA Processor using Timing-error Detection and Correction for Transient-error Tolerance and Adaptation to PVT Variation," IEEE International Solid-State Circuits Conference (ISSCC), February 2010
4. Prashant Singh, Zhiyoong Foo, Michael Wieckowski, Scott Hanson, Matt Fojtik, David Blaauw, Dennis Sylvester, "Early Detection of Oxide Breakdown Through In Situ Degradation Sensing," IEEE International Solid-State Circuits Conference (ISSCC), February 2010
5. Jae-sun Seo, Ron Ho, Jon Lexau, Michael Dayringer, Dennis Sylvester, David Blaauw, "High Bandwidth and Low Energy On-Chip Signaling with Adaptive Pre-Emphasis in 90nm CMOS," IEEE International Solid-State Circuits Conference (ISSCC), February 2010
6. Gregory Chen, Matthew Fojtik, Daeyeon Kim, David Fick, Junsun Park, Mingoo Seok, Mao-Ter Chen, Zhiyoong Foo, Dennis Sylvester, David Blaauw, "A Millimeter-Scale Nearly-Perpetual Sensor System with Stacked Battery and Solar Cells," IEEE International Solid-State Circuits Conference (ISSCC), February 2010

7. David Fick, Rach Liu, Zhiyoong Foo, Matthew Fojtik, David Blaauw, Dennis Sylvester, "In Situ Delay Slack Monitor for High-Performance Processors using an All-Digital, Self-Calibrating 5ps Resolution Time-to-Digital Converter," IEEE International Solid-State Circuits Conference (ISSCC), February 2010
8. Cheng Zhou, Yung-Hsu Chang, Dennis Sylvester, David Blaauw, "Design Time Body Bias Selection for Parametric Yield Improvement," ACM/IEEE Asia-Pacific Design Automation Conference (ASP-DAC), January 2010
9. Vivek Joshi, Kanak Agarwal, Dennis Sylvester, David Blaauw, "Analyzing Electrical Effects of RTA-driven Local Anneal Temperature Variation," ACM/IEEE Asia-Pacific Design Automation Conference (ASP-DAC), January 2010
10. Cheng Zhou, David Blaauw, Dennis Sylvester, "Post-Fabrication Measurement-Driven Oxide Breakdown Reliability Prediction and Management," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2009
11. Ravikishore Gandikota, David Blaauw, Dennis Sylvester, "Interconnect Performance Corners considering Crosstalk Noise," IEEE International Conference on Computer Design (ICCD), October 2009
12. Yu-Shiang Lin, Dennis Sylvester, David Blaauw, "Near-Field Communications using Phase-Locking and Pulse Signalling for Millimeter-Scale Systems," IEEE Custom Integrated Circuits Conference (CICC), September 2009
13. Mingoo Seok, Gyouho Kim, Dennis Sylvester, David Blaauw, "A 0.5V 3.6ppm/0C 2.2pW 2-Transistor Voltage Reference," IEEE Custom Integrated Circuits Conference (CICC), September 2009
14. Daeyeon Kim, Yoonmyung Lee, Jin Cai, Leland Chang, Steven J. Koester, Dennis Sylvester, David Blaauw, "Low Power Circuit Design Based on Heterojunction Tunneling Transistors (HETTs)," ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED), August 2009, **Best Paper Award**
15. Ronald G. Dreslinski, David Fick, David Blaauw, Dennis Sylvester, Trevor Mudge, "Reconfigurable Multicore Server Processors for Low Power Operation," International Symposium on Systems, Architectures, Modeling and Simulation (SAMOS), July 2009
16. Vineeth Veetil, Dennis Sylvester, David Blaauw, Saamil Shah, Steffen Rochel, "Efficient Smart Sampling based Full-Chip Leakage Analysis for Intra-Die Variation Considering State Dependence," ACM/IEEE Design Automation Conference (DAC), July 2009
17. Ravikishore Gandikota, Li Ding, Peivand Tehrani, David Blaauw, "Worst-Case Aggressor-Victim Alignment with Current-Source Driver Models," ACM/IEEE Design Automation Conference (DAC), July 2009
18. David Fick, Andrew DeOrio, Jin Hu, David Blaauw, Dennis Sylvester, Valeria Bertacco, "Vicis: A Reliable Network for Unreliable Silicon," ACM/IEEE Design Automation Conference (DAC), July 2009
19. Jae-Sun Seo, Dennis Sylvester, David Blaauw, "Crosstalk-Aware PWM-Based On-Chip Global Signaling in 65nm CMOS," IEEE Symposium on VLSI Circuits (VLSI-Symp), June 2009
20. Mike Wieckowski, Gregory K. Chen, Mingoo Seok, David Blaauw, Dennis Sylvester, "A hybrid DC-DC Converter for Sub-Microwatt Sub-IV Implantable Applications," IEEE Symposium on VLSI Circuits (VLSI-Symp), June 2009
21. David Fick, Andrew DeOrio, Gregory Chen, Valeria Bertacco, Dennis Sylvester, David Blaauw, "A Highly Resilient Routing Algorithm for Fault-Tolerant NoCs," ACM/IEEE Design Automation and Test in Europe Conference (DATE), April 2009

22. Yu-Shiang Lin, Dennis Sylvester, David Blaauw, "A 150pW Program-and-Hold Timer for Ultra-Low Power Sensor Platforms," IEEE International Solid-State Circuits Conference (ISSCC), February 2009
23. Carlos Tokunaga, David Blaauw, "Secure AES engine with a local switched capacitor current equalizer," IEEE International Solid-State Circuits Conference (ISSCC), February 2009
24. Ronald Dreslinski, Greg Chen, Trevor Mudge, David Blaauw, Dennis Sylvester, Krisztian Flautner, "Reconfigurable Energy Efficient Near Threshold Cache Architectures," ACM/IEEE International Symposium on Microarchitecture (MICRO), November 2008
25. Brian Cline, Vivek Joshi, Dennis Sylvester, David Blaauw, "Stress-Enhanced Standard Cell Library Design," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2008
26. Jae-Sun Seo, Igor Markov, Dennis Sylvester, David Blaauw, "On the Decreasing Significance of Large Standard Cells in Technology Mapping," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2008
27. Kaviraj Chopra, Cheng Zhuo, David Blaauw, Dennis Sylvester, Vladimir Zolotov, "A Statistical Approach for Full-Chip Gate-Oxide Reliability Analysis," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2008
28. Yu-Shiang Lin, Dennis Sylvester, David Blaauw, "An Ultra Low Power 1V, 220nW Temperature Sensor for Passive Wireless Applications," IEEE Custom Integrated Circuits Conference (CICC), September 2008
29. Mingoo Seok, Scott Hanson, Jae-Sun Seo, Dennis Sylvester, David Blaauw, "Robust Ultra-Low Voltage ROM Design," IEEE Custom Integrated Circuits Conference (CICC), September 2008
30. Michael Wieckowski, Young Min Park, Carlos Tokunaga, Dong Woon Kim, Zhiyoong Foo, Dennis Sylvester, David Blaauw, "Timing Yield Enhancement Through Soft Edge Flip-Flop Based Design," IEEE Custom Integrated Circuits Conference (CICC), September 2008
31. Sanjay Pant, David Blaauw, "Circuit Techniques for Suppression and Measurement of On-chip Inductive Supply Noise," IEEE European Solid-State Circuits Conference (ESSCIRC), September 2008
32. Yoonmyung Lee, Mingoo Seok, Scott Hanson, David Blaauw, Dennis Sylvester, "Standby Power Reduction Techniques for Ultra-Low Power Processors," IEEE European Solid-State Circuits Conference (ESSCIRC), September 2008
33. Cheng Zhou, David Blaauw, Dennis Sylvester, "Variation-Aware Gate Sizing and Clustering for Post-Silicon Optimized Circuits," ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED), August 2008
34. Mingoo Seok, Dennis Sylvester, David Blaauw, "Optimal Technology Selection for Minimizing Energy and Variability in Low Voltage Applications," ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED), August 2008
35. Yu-Shiang Lin, Dennis Sylvester, David Blaauw, "Sensor Data Retrieval Using Alignment Independent Capacitive Signaling," IEEE Symposium on VLSI Circuits (VLSI-Symp), June 2008
36. Mingoo Seok, Scott Hanson, Yu-Shiang Lin, Zhiyoong Foo, Dayeon Kim, Yoonmyung Lee, Nurrachman Liu, Dennis Sylvester, David Blaauw, "The Phoenix Processor: A 30pW Platform for Sensor Applications," IEEE Symposium on VLSI Circuits (VLSI-Symp), June 2008
37. Ravikishore Gandikota, David Blaauw, Dennis Sylvester, "Modeling Crosstalk in Statistical Static Timing Analysis", ACM/IEEE Design Automation Conference (DAC), June 2008
38. Vivek Joshi, Brian Cline, Dennis Sylvester, David Blaauw, Kanak Agarwal, "Leakage Power Reduction Using Stress-Enhanced Layouts," ACM/IEEE Design Automation Conference (DAC), June 2008

39. Vineeth Veetil, Dennis Sylvester, David Blaauw, "Efficient Monte Carlo based Incremental Statistical Timing Analysis," ACM/IEEE Design Automation Conference (DAC), June 2008
40. Yu-Shiang Lin, Scott Hanson, Fabio Albano, Carlos Tokunaga, Razi-UI Haque, Kensall Wise, Ann Marie Sastry, David Blaauw, Dennis Sylvester, "Low-Voltage Circuit Design for Widespread Sensing Applications," IEEE International Symposium on Circuits and Systems (ISCAS), May 2008
41. Vivek Joshi, Brian Cline, Dennis Sylvester, David Blaauw, Kanak Agarwal, "Stress Aware Layout Optimization", ACM/IEEE International Symposium on Physical Design (ISPD), April 2008
42. Eric Karl, David Blaauw, Dennis Sylvester, "Analysis of System-Level Reliability Factors and Implications on Real-time Monitoring Methods for Oxide Breakdown Device Failures," ACM/IEEE International Symposium on Quality Electronic Design (ISQED), March 2008
43. Brian Cline, Kaviraj Chopra, David Blaauw, Andres Torres, Savithri Sundareswaran, "Transistor-Specific Delay Modeling for SSTA," ACM/IEEE Design Automation and Test in Europe Conference (DATE), March 2008
44. Eric Karl, Prashant Singh, David Blaauw, Dennis Sylvester, "Compact in situ Sensors for Monitoring NBTI and Oxide Degradation," IEEE International Solid-State Circuits Conference (ISSCC), February 2008
45. David Blaauw, Sudherssen Kalaiselvan, Kevin Lai, Wei-Hsiang Ma, Sanjay Pant, Carlos Tokunaga, Shidhartha Das, David Bull, "RazorII: In-Situ Error Detection and Correction for PVT and SER tolerance," IEEE International Solid-State Circuits Conference (ISSCC), February 2008
46. Sanjay Pant, David Blaauw, "A Charge-Injection Based Active Decoupling Technique for Inductive Supply Noise Suppression," IEEE International Solid-State Circuits Conference (ISSCC), February 2008
47. Gregory Chen, David Blaauw, Nam Sung Kim, Trevor Mudge, Dennis Sylvester, "Yield-driven Near-threshold SRAM Design," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2007
48. Ravikishore Gandikota, Kaviraj Chopra, David Blaauw, Murat Becer, "Victim Alignment in Crosstalk Aware Timing Analysis," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2007
49. Vivek Joshi, David Blaauw, Dennis Sylvester, "Soft-edge Flip-flops for Improved Timing Yield: Design and Optimization," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2007
50. Ronald G. Dreslinski, Bo Zhai, Trevor Mudge, David Blaauw, Dennis Sylvester, "An Energy Efficient Parallel Architecture Using Near Threshold Operation," Parallel Architectures and Compilation Techniques (PACT), September 2007
51. Yu-Shiang Lin, Dennis Sylvester, David Blaauw, "A sub-pW timer using gate leakage for ultra low power sub-Hz monitoring systems," IEEE Custom Integrated Circuits Conference (CICC), September 2007
52. Jae-sun Seo, Dennis Sylvester, David Blaauw, Himanshu Kaul, Ram Krishnamurthy, "A Robust Edge Encoding Technique for Energy-Efficient Multi-Cycle Interconnect," ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED), August 2007
53. Bo Zhai, Ronald G. Dreslinski, Trevor Mudge, David Blaauw, Dennis Sylvester, "Energy Efficient Near-threshold Chip Multi-processing," ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED), August 2007, **Best Paper Nomination**

54. Scott Hanson, Bo Zhai, Mingoo Seok, Brian Cline, Kevin Zhou, Meghna Singhal, Michael Minuth, Javin Olson, Leyla Nazhandali, Todd Austin, Dennis Sylvester, David Blaauw, "Performance and variability optimization strategies in a sub-200mV, 3.5pJ/inst, 11nW subthreshold processor," IEEE Symposium on VLSI Circuits (VLSI-Symp), June 2007
55. Mingoo Seok, Scott Hanson, Dennis Sylvester, David Blaauw, "Analysis and Optimization of Sleep modes in Subthreshold Circuit Design," ACM/Design Automation Conference (DAC), June 2007
56. Ravikishore Gandikota, Kaviraj Chopra, David Blaauw, Dennis Sylvester, Murat Becer, "Top-k Aggressors Sets in Delay Noise Analysis," ACM/IEEE Design Automation Conference (DAC), June 2007
57. Scott Hanson, Mingoo Seok, Dennis Sylvester, David Blaauw, "Nanometer Device Scaling in Sub-threshold Circuits," ACM/Design Automation Conference (DAC), June 2007
58. Mini Nanua, David Blaauw, "Investigating Crosstalk in Sub-Threshold Circuits," ACM/IEEE International Symposium on Quality Electronic Design (ISQED), March 2007
59. Jae-Sun Seo, Prashant Singh, Dennis Sylvester, David Blaauw, "Self-timed Regenerators for High-speed and Low-power Interconnect," ACM/IEEE International Symposium on Quality Electronic Design (ISQED), March 2007, **Best Paper Nomination**
60. Bo Zhai, David Blaauw, Dennis Sylvester, Scott Hanson, "A sub-200mV 6T SRAM in 130nm CMOS," IEEE International Solid-State Circuits Conference (ISSCC), February 2007
61. Carlos Tokunaga, David Blaauw, Trevor Mudge, "A True Random Number Generator with a Metastability-Based Quality Control," IEEE International Solid-State Circuits Conference (ISSCC), February 2007
62. Brian Cline, Kaviraj Chopra, David Blaauw and Yu Cao, "Analysis and Modeling of CD Variation for Statistical Static Timing," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2006
63. Sarvesh Kulkarni, Dennis Sylvester and David Blaauw "A Statistical Approach to Body Bias Clustering for Post-Silicon Tuning," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2006
64. Rajeev Rao, David Blaauw and Dennis Sylvester, "Soft Error Reduction in Combinational Logic Using Gate Resizing and Flip-flop Selection," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2006
65. Kaviraj Chopra, Bo Zhai, David Blaauw and Dennis Sylvester, "A New Statistical Max Operation for Propagating Skewness Statistical Timing Analysis," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2006
66. Sanjay Pant, David Blaauw, "An Active Decoupling Capacitance Circuit for Inductive Noise Suppression in Power Supply Networks," IEEE International Conference on Computer Design (ICCD), October 2006
67. Scott Hanson, Dennis Sylvester, David Blaauw, "A New Technique for Jointly Optimization Gate Sizing and Supply Voltage in Ultra-Low Energy Circuits," ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED), September 2006
68. Eric Karl, David Blaauw, Dennis Sylvester, Trevor Mudge, "Reliability Modeling and Management in Dynamic Microprocessor-Based Systems," ACM/IEEE Design Automation Conference (DAC), July 2006

69. Bo Zhai, Leyla Nazhandali, Javin Olson, Anna Reeves, Michael Minuth, Ryan Helfand, Sanjay Pant, David Blaauw, Todd Austin, "A 2.60pJ/Inst. Subthreshold Sensor Processor for Optimal Energy Efficiency," IEEE Symposium on VLSI Circuits (VLSI-Symp), June 2006
70. Vivek Joshi, Rajeev Rao, Dennis Sylvester, David Blaauw, "Logic SER Reduction through Flip-flop Redesign," ACM/IEEE International Symposium on Quality Electronic Design (ISQED), March 2006
71. Rajeev Rao, Kaviraj Chopra, David Blaauw, Dennis Sylvester, "An Efficient Static Algorithm for Soft Error Rate Analysis of Combinational Circuits," ACM/IEEE Design Automation and Test in Europe Conference (DATE), March 2006
72. Sanjay Pant, David Blaauw, "Timing-Aware Decoupling Capacitance Allocation in Power Distribution Networks," ACM/IEEE Asia-Pacific Design Automation Conference (ASP-DAC), January 2006
73. Saumil Shah, Ashish Srivastava, Dushyant Sharma, Dennis Sylvester, David Blaauw, Vladimir Zolotov, "Discrete Vt Assignment and Gate Sizing Using a Self-Snapping Continuous Formulation," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2005
74. Kavi Chopra, Saumil Shah, Ashish Srivastava, David Blaauw Dennis Sylvester, "Parametric Yield Maximization using Gate Sizing based on Efficient Statistical Power and Delay Gradient Computation," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2005
75. Amit Jain, Vladimir Zolotov, David Blaauw, "Accurate Delay Computation for Noisy Waveform Shapes," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2005
76. Sanjay Pant, David Blaauw, "Static Timing Analysis Considering Power Supply Variations," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2005
77. Leyla Nazhandali, Michael Minuth, Bo Zhai, Javin Olson, Scott Hanson, Todd Austin, David Blaauw, "A Second-Generation Sensor Network Processor with Application-Driven Memory Optimizations and Out-of-Order Execution," ACM/IEEE International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), September 2005.
78. Bo Zhai, Scott Hanson, David Blaauw, Dennis Sylvester, "Analysis and Mitigation of Variability in Subthreshold Design," ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), August 2005
79. Shidhartha Das, Sanjay Pant, David Roberts, Seokwoo Lee, David Blaauw, Todd Austin, Trevor Mudge, Krisztián Flautner, "A Self-Tuning DVS Processor Using Delay-Error Detection and Correction," IEEE Symposium on VLSI Circuits (VLSI-Symp), June 2005.
80. Leyla Nazhandali, Anna Reeves, Michael Minuth, Ryan Helfand, Javin Olson, Bo Zhai, Sanjay Pant, Todd Austin, David Blaauw, "Energy Optimization of Subthreshold Voltage Sensor Processors," International Symposium on Computer Architecture (ISCA), June 2005
81. Ashish Agarwal, Saulim Shah, Dennis Sylvester, David Blaauw, "Accurate and Efficient Gate-Level Parametric Yield Estimation Considering Power/Performance Correlation", ACM/IEEE Design Automation Conference (DAC), June 2005
82. Aseem Agarwal, Kaviraj Chopra, Vladimir Zolotov, David Blaauw, "Circuit Optimization using Statistical Static Timing Analysis," ACM/IEEE Design Automation Conference (DAC), June 2005
83. David Blaauw, Kaviraj Chopra, "CAD Tools for Variation Tolerance," ACM/IEEE Design Automation Conference (DAC), June 2005
84. Eric Karl, Dennis Sylvester, David Blaauw, "Timing Error Correction Techniques for Voltage-Scalable On-Chip Memories," IEEE International Symposium on Circuits and Systems (ISCAS), May 2005

85. Amit Jain, David Blaauw, "Slack Borrowing in Flip-Flop Based Sequential Circuits," ACM/IEEE Great Lakes Symposium on VLSI (GLSVLSI), April 2005
86. Rajeev Rao, David Blaauw, Dennis Sylvester, Charles Alpert, Sani Nassif, "An Efficient Surface-Based Low-Power Buffer Insertion Algorithm," ACM/IEEE International Symposium on Physical Design (ISPD), April 2005
87. Aseem Agarwal, Kaviraj Chopra, Vladimir Zolotov, David Blaauw, "Statistical Timing Based Optimization Using Gate Sizing," ACM/IEEE Design Automation and Test in Europe Conference (DATE), March 2005
88. Himanshu Kaul, Dennis Sylvester, David Blaauw, Trevor Mudge, Todd Austin, "DVS for On-Chip Designs Based on Timing Error Correction," ACM/IEEE Design Automation and Test in Europe Conference (DATE), March 2005
89. Harmander Deogun, Dennis Sylvester, David Blaauw, "Gate-Level Mitigation Techniques for Neutron-Induced Soft Error Rate," ACM/IEEE International Symposium on Quality Electronic Design (ISQED), March 2005
90. David Roberts, Todd Austin, David Blaauw, Krisztián Flautner, Trevor Mudge, "Error Analysis for the Support of Robust Voltage Scaling," International Symposium on Quality Electronic Design (ISQED) March 2005
91. Mini Nanua, David Blaauw, Chanhee Oh, "Leakage Current Modeling in PD SOI Circuits," ACM/IEEE International Symposium on Quality Electronic Design (ISQED), March 2005
92. Dongwoo Lee, David Blaauw, Dennis Sylvester, "Runtime Leakage Minimization through Probability-Aware Dual-Vt or Dual-Tox Assignment," ACM/IEEE Asia-Pacific Design Automation Conference (ASP-DAC), January 2005, pg. 399-404
93. Kanak Agarwal, Dennis Sylvester, David Blaauw, Anirudh Devgan, "Achieving Continuous Vt Performance in a Dual Vt Process," ACM/IEEE Asia-Pacific Design Automation Conference (ASP-DAC), January 2005, pg. 393-398
94. Mridul Agarwal, Kanak Agarwal, Dennis Sylvester, David Blaauw, "Statistical Modeling of Cross-Coupling Effects in VLSI Interconnects," ACM/IEEE Asia-Pacific Design Automation Conference (ASP-DAC), January 2005, pg 503-506
95. Seokwoo Lee, Todd Austin, Trevor Mudge, David Blaauw, "Reducing Pipeline Energy Demands with Local DVS and Dynamic Retiming," ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), August 2004, pg. 319-324
96. Nam Sung Kim, Krisztián Flautner, David Blaauw, Trevor Mudge, "Single-Vdd and Single-Vt Super-Drowsy Techniques for low-leakage high-performance instruction caches," ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), August 2004, pg. 54-57
97. Richard Brown, Dennis Sylvester, David Blaauw, Michael Flynn, Gordon Carichner, Catharine June, "VLSI Design Curriculum," ASEE Annual Conference & Exposition, June 2004
98. Aseem Agarwal, Florin Dartu, David Blaauw, "Statistical Gate Delay Model Considering Multiple Input Switching," ACM/IEEE Design Automation Conference (DAC), June 2004, pg. 658-663
99. Seokwoo Lee, Shiddartha Des, Valeria Bertacco, Todd Austin, David Blaauw, Trevor Mudge, "Circuit-Aware Architectural Simulation," ACM/IEEE Design Automation Conference (DAC), June 2004, pg. 305-310
100. Rajeev Rao, Anirudh Devgan, David Blaauw, Dennis Sylvester, "Parametric Yield Estimation Considering Leakage Variability," ACM/IEEE Design Automation Conference (DAC), June 2004, pg. 442-447, **Best Paper Nomination**

101. Harmander Deogun, Rajeev Rao, Dennis Sylvester, David Blaauw, "Crosstalk- and Leakage-Aware Bus Encoding for Total Power Reduction," ACM/IEEE Design Automation Conference (DAC), June 2004, pg. 779-782
102. Ashish Srivastava, Dennis Sylvester, David Blaauw, "Power Minimization Using Simultaneous Gate Sizing, Dual-Vdd, and Dual-Vth Assignment," ACM/IEEE Design Automation Conference (DAC), June 2004, pg 783-787
103. Ashish Srivastava, Dennis Sylvester, David Blaauw, Aseem Agarwal, "Statistical optimization of leakage power considering process variations using dual-Vth and sizing," ACM/IEEE Design Automation Conference (DAC), June 2004, pg. 773-778
104. Bo Zhai, David Blaauw, Dennis Sylvester, Krisztián Flautner, "Theoretical and Practical Limits of Dynamic Voltage Scaling," ACM/IEEE Design Automation Conference (DAC), June 2004, pg. 868-873
105. Dongwoo Lee, Vladimir Zolotov, David Blaauw, "Static Timing Analysis using Backward Signal Propagation," ACM/IEEE Design Automation Conference (DAC), June 2004, pg. 664-669
106. Kanak Agarwal, Dennis Sylvester, David Blaauw, Frank Liu, and Sarma Vrudhula, "Variational Delay Metrics for Interconnect Timing Analysis," ACM/IEEE Design Automation Conference (DAC), June 2004, pg. 381-384
107. Sanjay Pant, David Blaauw, Vladimir Zolotov, Savithri Sundareswaran, "A Stochastic Approach to Power Grid Analysis," ACM/IEEE Design Automation Conference (DAC), June 2004, pg. 171-176
108. Woo Hyung Lee, Sanjay Pant, David Blaauw, "Analysis and reduction of on-chip inductance effects in power supply grids," ACM/IEEE International Symposium on Quality Electronic Design (ISQED), March 2004, pg. 131-136
109. Ashish Srivastava, Dennis Sylvester, David Blaauw, "Concurrent Sizing, Vdd and Vth Assignment for Low-Power Design," ACM/IEEE Design Automation and Test in Europe Conference (DATE), Vol. 1, February 2004, pg. 718-719
110. Dongwoo Lee, Harmander Deogun, David Blaauw, Dennis Sylvester, "Simultaneous State, Vt and Tox Assignment for Total Standby Power Minimization," ACM/IEEE Design Automation and Test in Europe Conference (DATE), Vol. 1, February 2004, pg. 494-499
111. Kanak Agarwal, Dennis Sylvester, David Blaauw, "A Simplified Transmission-Line Based Crosstalk Noise Model for On-Chip RLC Wiring," ACM/IEEE Asia-Pacific Design Automation Conference (ASP-DAC), January 2004, pg. 859-865
112. Dan Ernst, Nam Sung Kim, Shidhartha Das, Sanjay Pant, Toan Pham, Rajeev Rao, Conrad Ziesler, David Blaauw, Todd Austin, Trevor Mudge, "Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation," ACM/IEEE International Symposium on Microarchitecture (MICRO), December 2003, pg. 7-18 **Best Paper Award**
113. Kanak Agarwal, Dennis Sylvester, David Blaauw, "Dynamic Clamping: On-Chip Dynamic Shielding and Termination for High-Speed RLC Buses," IEEE International Symposium on System-on-Chip, November 2003, pg. 97-100
114. Aseem Agarwal, David Blaauw, Vladimir Zolotov, "Statistical Clock Skew Analysis Considering Intra-Die Process Variations," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2003, pg. 914-921
115. Aseem Agarwal, David Blaauw, Vladimir Zolotov, "Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2003, pg. 900-907

116. Sanjay Pant, David Blaauw, Vladimir Zolotov, Savithri Sundareswaran, Rajendran Panda, "Vectorless Analysis of Supply Noise Induced Delay Variation," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2003, pg. 184-191
117. Dmitry Nadezhin, Sergey Gavrilov, Alexey Glebov, Yury Egorov, Vladimir Zolotov, David Blaauw, Rajendran Panda, Murat Becer, Alexandre Ardelea, Ajay Patel, "SOI Transistor Model for Fast Transient Simulation," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2003, pg. 120-127
118. Sarvesh Bhardwaj, Sarma Vrudhula, David Blaauw, " τ AU: Timing Analysis Under Uncertainty," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2003, pg. 615-620
119. Nam Sung Kim, David Blaauw, Trevor Mudge, "Leakage Power Optimization Techniques for Ultra Deep Sub-Micron Multi-Level Caches," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2003, pg. 627-632
120. Shidhartha Das, Kanak Agarwal, David Blaauw, Dennis Sylvester, "Optimal Inductance for On-chip RLC Interconnections," IEEE International Conference on Computer Design (ICCD), October 2003, pg. 264-267
121. Mini Nanua, David Blaauw, "Noise Analysis Methodology for Partially Depleted SOI Circuits," IEEE Custom Integrated Circuits Conference (CICC), September 2003, pg. 719-722 **Best Paper Award**
122. Himanshu Kaul, Dennis Sylvester, David Blaauw, "Clock Net Optimization Using Active Shielding," IEEE European Solid-State Circuits Conference (ESSCIRC), September 2003, pg. 265-268
123. Rajeev Roa, Ashish Srivastava, David Blaauw, Dennis Sylvester, "Statistical Estimation of Leakage Current Considering Inter- and Intra-Die Process Variation," ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), August 2003, pg. 84-89
124. Dongwoo Lee, David Blaauw, "Static Leakage Reduction through Simultaneous Threshold Voltage and State Assignment," ACM/IEEE Design Automation Conference (DAC), June 2003, pg. 191-194
125. Dongwoo Lee, Wesley Kwong, David Blaauw, Dennis Sylvester, "Analysis and Minimization Techniques for Total Leakage Considering Gate Oxide Leakage," ACM/IEEE Design Automation Conference (DAC), June 2003, pg. 175-180
126. Murat R. Becer, David Blaauw, Ilan Algor, Rajendran Panda, Chanhee Oh, Vladimir Zolotov, Ibrahim Hajj, "Post-Route Gate Sizing for Crosstalk Noise Reduction," ACM/IEEE Design Automation Conference (DAC), June 2003, pg. 954-957
127. Kanak Agarwal, Dennis Sylvester, David Blaauw, "Simple Metrics for Slew Rate of RC Circuits Based on Two Circuit Moments," ACM/IEEE Design Automation Conference (DAC), June 2003, pg. 950-953
128. Kanak Agarwal, Dennis Sylvester, David Blaauw, "An Effective Capacitance Based Driver Output Model for On-Chip RLC Interconnects," ACM/IEEE Design Automation Conference (DAC), June 2003, pg. 376-381
129. Aseem Agarwal, David Blaauw, Vladimir Zolotov, "Computation and Refinement of Statistical Bounds on Circuit Delay," ACM/IEEE Design Automation Conference (DAC), June 2003, pg. 348-353
130. Bhavana Thudi, David Blaauw, "Non-Iterative Timing Window Computation for Delay Noise," ACM/IEEE Design Automation Conference (DAC), June 2003, pg. 390-395

131. Haitian Hu, Vladimir Zolotov, Min Zhao, Rajendran Panda, David Blaauw, Sachin Sapatnekar, "Table Look-up Based Compact Modeling for On-Chip Interconnect Timing and Noise Analysis," IEEE International Symposium on Circuits and Systems (ISCAS), May 2003, pg. 668-671
132. Aseem Agarwal, Vladimir Zolotov, David Blaauw, "Statistical Timing Analysis Using Bounds," ACM/IEEE Design Automation and Test in Europe Conference (DATE), March 2003, pg. 62-67
133. Dongwoo Lee, Wesley Kwong, David Blaauw, Dennis Sylvester, "Simultaneous Subthreshold and Gate-Oxide Tunneling Leakage Current in Nanometer CMOS Design," ACM/IEEE International Symposium on Quality Electronic Design (ISQED), March 2003, pg. 287-292
134. David Blaauw, Vladimir Zolotov, Chanhee Oh, Murat Becer, Rajendran Panda, "Static Electromigration Analysis for Signal Interconnects," ACM/IEEE International Symposium on Quality Electronic Design (ISQED), March 2003, pg. 377-382
135. Murat R. Becer, David Blaauw, Ilan Algor, Rajendran Panda, Chanhee Oh, Vladimir Zolotov, Ibrahim Hajj, "Post-Route Gate Sizing for Crosstalk Noise Reduction," ACM/IEEE International Symposium on Quality Electronic Design (ISQED), March 2003, pg. 171-176
136. Robert Bai, Sarvesh Kulkarni, Wesley Kwong, Ashish Srivastava, Dennis Sylvester, David Blaauw, "An Implementation of a 32-bit ARM Processor Using Dual Power Supplies and Dual Threshold Voltages," IEEE Computer Society Annual Symposium on VLSI, February 2003, pg. 149-154
137. Aseem Agarwal, David Blaauw, Vladimir Zolotov, Savithri Sundareswaran, Min Zhou, Kaushik Gala, Rajendran Panda, "Statistical Delay Computation Considering Spatial Correlations," ACM/IEEE Asia-Pacific Design Automation Conference (ASP-DAC), January 2003, pg. 271-276, **Best Paper Award**
138. Nam Sung Kim, Krisztián Flautner, David Blaauw, Trevor Mudge, "Drowsy Instruction Caches: Leakage Power Reduction Using Dynamic Voltage Scaling and Cache Sub-bank Prediction", ACM/IEEE International Symposium on Microarchitecture (MICRO), November 2002, pg. 219-230
139. Steve Martin, Krisztián Flautner, Trevor Mudge, David Blaauw, "Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Lower Power Microprocessors under Dynamic Workloads," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2002, pg. 721-725
140. Li Ding, David Blaauw, Pinaki Mazumder, "Efficient Crosstalk Noise Estimation Using Aggressor and Tree Reductions," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2002, pg. 595-600
141. Haitian Hu, David Blaauw, Vladimir Zolotov, Min Zhao, Rajendran Panda, Sachin Sapatnekar, "A Precorrected-FFT Method for Simulating On-Chip Inductance," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2002, pg. 221-227
142. David Blaauw, Vladimir Zolotov, Supamas Sirichotiyakul, Murat Becer, Chanhee Oh, Rajendran Panda, "Noise Propagation and Failure Criteria for VLSI Designs," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2002, pg. 587-594
143. Sarvesh Bhardwaj, Sarma Vrudhula, David Blaauw, "Estimation of Signal Arrival Times in the Presence of Delay Noise," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2002, pg. 410-422
144. Ashish Srivastava, Robert Bai, David Blaauw, Dennis Sylvester, "Modeling and Analysis of Leakage Power Considering within Die Process Variation," ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), August 2002, pg. 64-67
145. Sarma Vrudhula, David Blaauw, Supamas Sirichotiyakul, "Estimation of the Likelihood of Capacitive Coupling Noise," ACM/IEEE Design Automation Conference (DAC), June 2002, pg. 653-658

146. Li Ding, Pinaki Mazumder, David Blaauw, "Crosstalk Noise Estimation Using Effective Coupling Capacitance," IEEE International Symposium on Circuits and Systems (ISCAS), May 2002, pg. 645-648
147. Krisztián Flautner, Nam Sung Kim, Steve Martin, David Blaauw, Trevor Mudge, "Drowsy Caches: Simple Techniques for Reducing Leakage Power," ACM/IEEE International Symposium on Computer Architecture (ISCA), May 2002, pg. 148-157
148. Himanshu Kaul, Dennis Sylvester, David Blaauw, "Active Shields: A New Approach to Shielding Global Wires," ACM/IEEE Great Lakes Symposium on VLSI (GLSVLSI), April 2002, pg. 112-117
149. Murat Becer, David Blaauw, Vladimir Zolotov, Rajendran Panda, Ibrahim Hajj, "Analysis of Noise Avoidance Techniques in Deep-Submicron Interconnects Using a Complete Crosstalk Noise Model," IEEE/ACM Design Automation and Test in Europe Conference (DATE), March 2002, pg. 456-463
150. Vladimir Zolotov, David Blaauw, Rajendran Panda, Chanhee Oh, "Noise Injection and Propagation in High Performance Designs," ACM/IEEE International Symposium on Quality Electronic Design (ISQED), March 2002, pg. 425 - 430
151. Alexey Glebov, Sergey Gavrilov, David Blaauw, Vladimir Zolotov, Rajendran Panda, Chanhee Oh, "False-Noise Analysis Using Resolution Method," ACM/IEEE International Symposium on Quality Electronic Design (ISQED), March 2002, pg. 437-442
152. Murat Becer, David Blaauw, Rajendran Panda, Ibrahim Hajj, "Pre-route Noise Estimation in Deep Submicron Integrated Circuits," ACM/IEEE International Symposium on Quality Electronic Design (ISQED), March 2002, pg. 413-418, **Best Paper Nomination**
153. David Blaauw, Kaushik Gala, "Inductance: Implications and Solutions for High-Speed Digital Circuits - Inductance Extraction and Modeling," IEEE International Solid-State Circuits Conference (ISSCC), February 2002, pg. 548-553.
154. Alexey Glebov, Sergey Gavrilov, David Blaauw, Supamas Sirichotiyakul, Chanhee Oh, Vladimir Zolotov, "False-Noise Analysis Using Logic Implications," IEEE/ACM International Conference on Computer Aided Design (ICCAD), November 2001, pg. 515-521
155. Rajendran Panda, Savithri Sundareswaran, David Blaauw, "On the Interaction of Power Distribution network with Substrate," ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), August 2001, pg. 388-393
156. Supamas Sirichotiyakul, David Blaauw, Chanhee Oh, Rafi Levy, Vladimir Zolotov, Jingyan Zuo, "Driver Modeling and Alignment for Worst-Case Delay Noise," ACM/IEEE Design Automation Conference (DAC), June 2001, pg. 720-725, **Best Paper Nomination**
157. Kaushik Gala, David Blaauw, Junfeng Wang, Vladimir Zolotov, Min Zhao, "Inductance 101: Analysis and Design Issues," ACM/IEEE Design Automation Conference (DAC), June 2001, pg. 329-334
158. Murat Becer, David Blaauw, Supamas Sirichotiyakul, Rafi Levy, Chanhee Oh, Vladimir Zolotov, Jingyan Zuo, Ibrahim Hajj, "A Global Driver Sizing Tool for Functional Crosstalk Noise Avoidance," ACM/IEEE International Symposium on Quality Electronic Design (ISQED), March 2001, pg. 158-163
159. David Blaauw, Vladimir Zolotov, Savithri Sundareswaran, Chanhee Oh, Rajendran Panda, "Slope Propagation in Static Timing Analysis," IEEE International Conference on Computer Aided Design (ICCAD), November 2000, pg. 338-343
160. Rajendran Panda, David Blaauw, Rajat Chaudhry, Vladimir Zolotov, Brian Young, Ravi Ramaraju, "Model and Analysis for Combined Package and On-Chip Power Grid Simulation," ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), July 2000, pg. 179-184

161. Kaushik Gala, Vladimir Zolotov, Rajendran Panda, Brian Young, Junfeng Wang, David Blaauw, "On-Chip Inductance Modeling and Analysis," ACM/IEEE Design Automation Conference (DAC), June 2000, pg. 63-68, **Best Paper Award**
162. Min Zhao, Rajendran Panda, Sachin Sapatnekar, Tim Edwards, Rajat Chaudhry, David Blaauw, "Hierarchical Analysis of Power Distribution Networks," ACM/IEEE Design Automation Conference (DAC), June 2000, pg. 150-155
163. David Blaauw, Rajendran Panda, Abhijit Das, "Removing User-Specified False Paths from Timing Graphs," ACM/IEEE Design Automation Conference (DAC), June 2000, pg. 270-273
164. Rafi Levy, David Blaauw, Gabi Braca, Amir Grinshpon, Chanhee Oh, Boaz Orshav, Vladimir Zolotov, "ClariNet: A Noise Analysis Tool and Methodology for Deep-Submicron Design," ACM/IEEE Design Automation Conference (DAC), June 2000, pg. 233-238
165. Rajat Chaudhry, David Blaauw, Rajendran Panda, Tim Edwards, "Current Signature Compression for IR-Drop Analysis," ACM/IEEE Design Automation Conference (DAC), June 2000, pg. 162-167
166. David Blaauw, Kaushik Gala, Vladimir Zolotov, Rajendran Panda, Junfeng Wang, "On-Chip Inductance Modeling," ACM/IEEE Great Lakes Symposium on VLSI Design (GVLISI-SI), March 2000, pg. 75-80
167. Rajat Chaudhry, Rajendran Panda, Tim Edwards, David Blaauw, "Design and Analysis of Power Distribution Networks with Accurate RLC Models," ACM/IEEE International Conference on VLSI Design (VLSI-India), January 2000, pg. 151-155
168. Supamas Sirichotiyakul, Tim Edwards, Chanhee Oh, Jingyan Zuo, Abhijit Dharchoudhury, Rajendran Panda, and David Blaauw, "Stand-by Power Minimization through Simultaneous Threshold Voltage Selection and Circuit Sizing," ACM/IEEE Design Automation Conference (DAC), June 1999, pg. 436-441
169. Savithri Sundareswaran, David Blaauw, Abhijit Dharchoudhury, "A Three Tier Assertion Technique for Spice Verification of Transistor Level Timing Analysis," ACM/IEEE International Conference on VLSI Design (VLSI-India), January 1999, pg. 175-180
170. David Blaauw, Abhijit Dharchoudhury, Rajendran Panda, Supamas Sirichotiyakul, Chanhee Oh, Tim Edwards, "Industrial Perspectives on Emerging CAD Tools for Low Power Processor Design," ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED), August 1998, pg. 143-144
171. Abhijit Dharchoudhury, Rajendran Panda, David Blaauw, Ravi Vaidyanathan, Bogdan Tutianu, David Bearden, "Methodology for the Design and Analysis of Power Distribution Networks on the PowerPC Microprocessor," ACM/IEEE Design Automation Conference (DAC), June 1998, pg. 738-743
172. Rajendran Panda, Abhijit Dharchoudhury, Tim Edwards, Joe Norton, David Blaauw, "Migration: A New Technique to Improve Synthesized Designs through Incremental Customization," ACM/IEEE Design Automation Conference (DAC), June 1998, pg. 388-391
173. Satya Pallela, Rajendran Panda, Abhijit Dharchoudhury, Gopal Vijayan, David Blaauw, "CMOS Combinational Circuit Sizing by Stage-Wise Tapering," IEEE/ACM Design Automation and Test in Europe Conference (DATE), February 1998, pg. 985-986
174. Sergey Gavrilov, Alexey Glebov, Satya Pallela, Steve Moore, Abhijit Dharchoudhury, Rajendran Panda, Gopal Vijayan, David Blaauw, "Library-Less Synthesis for CMOS Combinational Logic Circuits," ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 1997, pg. 658-662

175. Abhijit Dharchoudhury, David Blaauw, Joe Norton, Satya Pullela, Jim Dunning, "Transistor-Level Sizing and Timing Verification of Domino Circuits in the PowerPC Microprocessor," IEEE International Conference on Computer Design (ICCD), October 1997, pg. 143-148
176. Sergey Gavrilov, Alexey Glebov, Sergey Rusakov, David Blaauw, Larry Jones, Gopal Vijayan, "Fast Power Loss Calculation for Digital Static CMOS Circuits," ACM/IEEE European Design and Test Conference (ED&T), March 1997, 411-415
177. Alexey Glebov, David Blaauw, Larry Jones, "Transistor Reordering for Low Power CMOS Gates Using an SP-BDD Representation," ACM/IEEE International Symposium on Low Power Design (ISLPD), April 1995, pg. 161-166
178. David Blaauw, Larry Jones, "Reducing the Scheduling Cost in Event-Driven Simulation through Component Clustering," ACM/IEEE European Conference on Design Automation (EDAC), February 1993, pg. 18-22
179. David Blaauw, Daniel Saab, Prith Banerjee, Jacob Abraham, "Functional Abstraction of Logic Gates for Switch-Level Simulation," ACM/IEEE European Conference on Design Automation (EDAC), February 1991, pg. 329-333
180. David Blaauw, Robert Mueller-Thuns, Daniel Saab, Prith Banerjee, Jacob Abraham, "SNEL: A Switch-level Simulator Using Multiple Functional Abstraction," ACM/IEEE International Conference on Computer Aided Design (ICCAD), November 1990, pg. 66-69
181. David Blaauw, Prith Banerjee, Jacob Abraham, "Automatic Classification of Node Types in Switch-Level Descriptions," IEEE International Conference on Computer Design (ICCD), September 1990, pg. 175-178
182. Daniel Saab, Robert Mueller-Thuns, David Blaauw, Joe Rahmeh, Jacob Abraham, "Fault Grading of Large Digital Systems," IEEE International Conference on Computer Design (ICCD), September 1990, pg. 290-293
183. David Blaauw, Daniel Saab, Junsheng Long, and Jacob Abraham, "Derivation of Signal Flow for Switch-Level Simulation," ACM/IEEE European Conference on Design Automation (EDAC), March 1990, pg. 301-305
184. David Blaauw, Daniel Saab, Robert Mueller-Thuns, Jacob Abraham, Joe Rahmeh, "Automatic Generation of Behavioral Models," ACM/IEEE Design Automation Conference (DAC), June 1989, pg. 179-184
185. Daniel Saab, Robert Mueller-Thuns, David Blaauw, Jacob Abraham, Joe Rahmeh, "CHAMP: Concurrent and Multilevel Program for Simulation of VLSI Circuit," ACM/IEEE International Conference on Computer Aided Design (ICCAD), November 1988, pg. 246-249

F. Workshop Papers

1. Vivek Joshi, Valeriy Sukharev, Andres Torres, Dennis Sylvester, David Blaauw, "Closed-Form Modeling of Layout-Dependent Mechanical Stress," *Design for Manufacturability and Yield (DFM&Y)*, July 2009
2. Ronald Dreslinski, Michael Wieckowski, David Blaauw, Dennis Sylvester, Trevor Mudge, "Near Threshold Computing: Overcoming Performance Degradation from Aggressive Voltage Scaling," Workshop on Energy-Efficient Design (WEED), June 2009
3. Ravikishore Gandikota, David Blaauw, Li Ding, Peivand Tehrani, "Worst-Case Aggressor-Victim Alignment with Current-Source Driver Models," ACM/IEEE International Workshop on Timing in Synthesis and Specification (TAU), February 2009

4. David Blaauw, James Kitchener, Braden Phillips, "Optimizing addition for sub-threshold logic," Forty-Second Asilomar Conference on Signals, Systems and Computers, October 2008
5. Jae-Sun Seo, Igor Markov, Dennis Sylvester, David Blaauw, "On the Decreasing Significance of Large Standard Cells in Technology Mapping," International Workshop on Logic & Synthesis (IWLS), June 2008
6. Ravikishore Gandikota, David Blaauw, Dennis Sylvester, "Modeling Crosstalk in Statistical Static Timing Analysis," ACM/IEEE International Workshop on Timing in Synthesis and Specification (TAU), February 2008
7. Vineeth Veetil, Dennis Sylvester, David Blaauw, "Efficient Monte Carlo based Incremental Statistical Timing Analysis," ACM/IEEE International Workshop on Timing in Synthesis and Specification (TAU), February 2008
8. David Roberts, Ronald G. Dreslinski, Eric Karl, Trevor Mudge, Dennis Sylvester, David Blaauw, "When Homogeneous becomes Heterogeneous," Parallel Architectures and Compilation Techniques (PACT) workshop on Operating Systems support for Heterogeneous Multicore Architectures, September 2007
9. Mini Nanua, "Crosstalk Waveform Modeling Using Wave Fitting," IEEE International Workshop on Power and Timing Modeling, Optimization and Simulation (Patmos) September 2007
10. Ravikishore Gandikota, Kaviraj Chopra, David Blaauw, Dennis Sylvester, Murat Becer, "Top-k aggressors set in Delay Noise Analysis," ACM/IEEE International Workshop on Timing in Synthesis and Specification (TAU), February 2007
11. Vineeth Veetil, Dennis Sylvester, David Blaauw, "Fast and Accurate Waveform Analysis with Current Source Models," ACM/IEEE International Workshop on Timing in Synthesis and Specification (TAU), February 2007
12. Vineeth Veetil, Dennis Sylvester, David Blaauw, "Criticality Aware Latin Hypercube Sampling for Efficient Statistical Timing Analysis," ACM/IEEE International Workshop on Timing in Synthesis and Specification (TAU), February 2007
13. Kaviraj Chopra, Narendra Shenoy, David Blaauw, "Variogram Based Robust Extraction of Process Variation," ACM/IEEE International Workshop on Timing Issues, February 2007
14. Fabio Albano, David Blaauw and Dennis Sylvester, Ann Mary Sastry, "Design and Optimization of Hybrid Power Systems for Fully Implantable Medical Devices," Joint International Meeting Symposium on Bioelectronics, Biointerfaces, and Biomedical Applications 2, November, 2006
15. Mini Nanua and David Blaauw, "Receiver Modeling for Static Functional Crosstalk Analysis," IEEE International Workshop on Power and Timing Modeling, Optimization and Simulation (Patmos), September 2006
16. Sanjay Pant, David Blaauw, "Timing-aware Decoupling Capacitance Allocation in Power Distribution Networks," in ACM/IEEE International Workshop on Timing in Synthesis and Specification (TAU), February 2006
17. Kavi Chopra, Bo Zhai, David Blaauw, Dennis Sylvester "A New Statistical Max Operation for Propagating Skewness in Statistical Timing Analysis", ACM/IEEE International Workshop on Timing in Synthesis and Specification (TAU), February 2006
18. Kavi Chopra, Chandramouli Kashyap, Haihua Su, David Blaauw "Current Source Driver Model Synthesis and Worst-case Alignment for Accurate Timing and Noise Analysis", ACM/IEEE International Workshop on Timing in Synthesis and Specification (TAU), February 2006

19. Smitha Shyam, Sujay Phadke, Benjamin Lui, Hitesh Gupta, Valeria Bertacco, David Blaauw, "VOL-TaiRE: Low-cost Fault Detection Solutions for VLIW Microprocessors," Workshop on Introspective Architecture (WISA), February 2006.
20. Amir Borna, Christopher Proglar, David Blaauw, "Correlation Analysis of CD-Variation and Circuit Performance Under Multiple Sources of Variability," SPIE Design and Process Integration for Micro-electronic Manufacturing II, Lars W. Liebmann, May 2005
21. Aseem Agarwal, Kaviraj Chopra, Vladimir Zolotov, David Blaauw, "Statistical Timing Based Optimization Using Gate Sizing," ACM/IEEE Workshop on Timing in Synthesis and Specification (TAU), February 2005
22. Amit Jain, David Blaauw, Vladimir Zolotov, "Accurate Gate Delay Model for Arbitrary Waveform Shapes," ACM/IEEE Workshop on Timing in Synthesis and Specification (TAU), February 2005
23. Christopher Proglar, Amir Borna, David Blaauw, Pierre Sixt, "Impact of lithography variability on statistical timing behavior," SPIE Design and Process Integration for Microelectronic Manufacturing II, Lars W. Liebmann, Ed., Vol. 5379, May 2004, pg. 101-110
24. Amit Jain, David Blaauw, "Modeling Flip-Flop Delay Dependencies in Timing Analysis," ACM/IEEE Workshop on Timing in Synthesis and Specification (TAU), February 2004
25. Aseem Agarwal, David Blaauw, Vladimir Zolotov, Sarma Vrudhula, "Statistical Timing Analysis Using Bounds and Selective Enumeration," ACM/IEEE Workshop on Timing in Synthesis and Specification (TAU), December 2002, pg. 29-36
26. Aseem Agarwal, David Blaauw, Savithri Sundareswaran, Vladimir Zolotov, Min Zhou, Kaushik Gala, Rajendran Panda, "Path-Based Statistical Timing Analysis Considering Inter- and Intra-Die Correlations," ACM/IEEE Workshop on Timing in Synthesis and Specification (TAU), December 2002, pg. 16-21
27. Himanshu Kaul, Dennis Sylvester, David Blaauw, "Active Shielding of RLC Global Interconnects," ACM/IEEE Workshop on Timing in Synthesis and Specification (TAU), December 2002, pg. 98-104
28. Kanak Agarwal, Dennis Sylvester, David Blaauw, "A Library Compatible Driving Point Model for On-Chip RLC Interconnects," ACM/IEEE Workshop on Timing in Synthesis and Specification (TAU), December 2002, pg. 63-69
29. Bhavana Thudi, David Blaauw, "Efficient Switching Window Computation For Cross-Talk Noise," ACM/IEEE Workshop on Timing in Synthesis and Specification (TAU), December 2002, pg. 84-91
30. Fadi Aloul, Soha Hassoun, Karem Sakallah, David Blaauw, "Robust SAT-Based Search Algorithm for Leakage Power Reduction," IEEE International Workshop-Power And Timing Modeling, Optimization and Simulation (Patmos), September 2002, pg. 167-177
31. Murat Becer, David Blaauw, Ibrahim Hajj, Rajendran Panda, "Early Probabilistic Noise Estimation for Capacitively Coupled Interconnects," ACM/IEEE International Workshop on System-Level Interconnect Prediction (SLIP), April 2002, pg. 77-83
32. David Blaauw, "Signal Integrity Issues in High Performance Design," IEEE International Workshop - Power and Timing Modeling, Optimization and Simulation (Patmos), September 2001, pg. 5.1.1-5.1.4
33. Vladimir Zolotov, David Blaauw, Rajendran Panda, Chanhee Oh, Savithri Sundareswaran, "Slope Propagation in Static Timing Analysis," ACM/IEEE Workshop on Timing in Synthesis and Specification (TAU), December 2000, pg. 91-96
34. Supamas Sirichotiyakul, David Blaauw, Chanhee Oh, Rafi Levy, Vladimir Zolotov, "Driver Modeling and Alignment for Worst-Case Delay Noise," ACM/IEEE Workshop on Timing in Synthesis and Specification (TAU), December 2000, pg. 1-7

35. David Blaauw, Tim Edwards, "Generating False Path Free Timing Graphs Using Node Splitting," ACM/IEEE Workshop on Timing in Synthesis and Specification (TAU), March 1999, pg. 112-117
36. David Blaauw, "Power Management Issues in High Performance Processor Design," IEEE Alessandro Volta Workshop on Low-Power Design (VOLTA), March 1999, pg. 2
37. Daksh Lenthal, Satya Pullela, David Blaauw, Shantanu Ganguly, "Hierarchical Clock-network Optimization," ACM Physical Design Workshop, April 1996, pg. 49-54
38. John Willis, Rob Newshutz, Lance Thompson, Jeff Graves, Tom Dillinger, Jeff Snyder, Nimish Radia, Joe Skovira, David Blaauw, Sidhartha Mohanty, Zhiyuan Li, Sandra Samelson, Matt Lin, "MinSim: Optimized, Compiled VHDL Simulation Using Networked & Parallel Computers," IEEE VHDL International User Forum, October 1993, pg. 137-144

G. Patents Issued

1. "Error Detection and Recovery Within Processing Stages of an Integrated Circuit," Patent Number 7,650,551, issued on January 19, 2010
2. "Data Processor Memory Circuit," Patent Number 7,533, 226, issued on May 12, 2009
3. "Systematic and Random Error Detection and Recovery Within Processing Stages of An Integrated Circuit," Patent Number 7,337,356, issued on February 26, 2008
4. "Error Recovery Within Processing Stages of an Integrated Circuit," Patent Number 7,320,091, issued on January 15, 2008
5. "Data Retention Latch Provision Within Integrated Circuits," Patent Number 7,310,755, issued on December 18, 2007
6. "Error detection and recovery within processing stages of an integrated circuit," Patent Number 7,278,080, issued on October 2, 2007
7. "Address Decoding," Patent Number 7,263,015, issued on August 28, 2007
8. "Systematic and random error detection and recovery within processing stages of an integrated circuit," Patent Number 7,162,661, issued on January 9, 2007
9. "Methods for analyzing integrated circuits and apparatus therefor," Patent Number 7,149,674, issued on December 12, 2006
10. "Noise analysis for an integrated circuit model," Patent Number 7,093,223, issued on August 15, 2006
11. "Memory System having Fast and Slow Data Reading Mechanisms," Patent Number 7,072,229, issued on July 4, 2006
12. "Data Processor Memory Circuit," Patent Number 7,055,007, issued on May 30, 2006
13. "Memory System Having Fast and Slow Data Reading Mechanisms," Patent Number 6,944,067, issued on September 13, 2005
14. "Actively-Shielded Signal Wires," Patent Number 6,919,619, issued on July 19, 2005
15. "Method and Apparatus for Controlling Current Demand in an Integrated Circuit", Patent Number 6,819,538, issued on November 16, 2004
16. "Cross Coupling Delay Characterization for Integrated Circuits," Patent Number 6,799,153, issued on September 28, 2004
17. "Iterative, Noise-Sensitive Method of Routing Semiconductor Nets," Patent Number 6,480,998, issued on November 12, 2002

18. "Waveform Manipulation in Time Warp Simulation," Patent Number 6,195,628, issued on February 27, 2001
19. "Optimizing Combinational Circuit Layout through Iterative Restructuring," Patent Number 6,074,429, issued on June 13, 2000
20. "In-Transit Message Detection for Global Virtual Time Calculation in Parallel Time Warp Simulation," Patent Number 5,956,261, issued on September 21, 1999
21. "Method for Optimizing Element Sizes in a Semiconductor Device," Patent Number 5,903,471, issued on May 11, 1999
22. "Updating Hierarchical DAG Representations through a Bottom up Method," Patent Number 5,790,416, issued on August 4, 1998
23. "Complementary Network Reduction for Load Modeling," Patent Number 5,790,415, issued on August 4, 1998
24. "Simulation Corrected Sensitivity," Patent Number 5,787,008, issued on July 28, 1998
25. "Accurate Delay Prediction Based on Multi-Model Analysis," Patent Number 5,751,593, issued on May 12, 1998
26. "Apparatus and Method for the Automatic Determination of a Standard Library Height within an Integrated Circuit Design," Patent Number 5,737,236, issued April 7, 1998
27. "Integrated Circuit Design and Manufacturing Method and an Apparatus for Designing an Integrated Circuit in Accordance with the Method," Patent Number 5,689,432, issued on November 18, 1997
28. "Method and Apparatus for Designing an Integrated Circuit," Patent Number 5,666,288, issued on September 9, 1997
29. "Logic Gate Size Optimization Process for an Integrated Circuit Whereby Circuit Speed is Improved While Circuit Areas is Optimized," Patent Number 5,619,418, issued on April 8, 1997
30. "Message Sequence Number Control in a Virtual Time System," Patent Number 5,617,561, issued on April 1, 1997

VI Scholarly Addresses

A. Conference Keynote Addresses and Invited Presentations

1. Invited presentation, "Adaptive Sensin and Design for Reliability," IEEE International Reliability Physics Symposium, May 2009
2. Invited presentation, "Architectural Techniques for Self-Adaptive Computing," IEEE International Solid-State Circuits Conference (ISSCC), February 2007
3. Invited presentation, "Energy Optimality and Variability in Subthreshold Design," ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED), September 2006
4. Invited presentation, "Energy Efficient Design for Subthreshold Supply Voltage Operation," IEEE International Symposium on Circuits and Systems (ISCAS), May 2006
5. Invited presentation, "Extended Dynamic Voltage Scaling for Low Power Design," IEEE International SOC Conference, September 2004
6. Invited presentation, "Signal Integrity Issues in High Performance Design," IEEE International Workshop-Power And Timing Modeling, Optimization and Simulation (Patmos), Switzerland, September 2001

7. Invited presentation, "Inductance 101: Analysis and Design," ACM/IEEE Design Automation Conference, June 2001
8. Invited presentation, "Inductance Extraction and Modeling," ACM/IEEE Great Lakes Symposium on VLSI Design (GLSVLSI), March 2000
9. Keynote address, "Power Management Issues in High Performance Processor Design," IEEE Alessandro Volta Workshop on Low-Power Design (VOLTA), Italy, March 1999
10. Keynote address, "Industrial Perspectives on Emerging CAD Tools for Low Power Processor Design," ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), August 1998

B. Conference Tutorials

1. "Managing Variations Through Adaptive Design Techniques," half-day tutorial, IEEE International Solid-State Circuits Conference (ISSCC), February 2009
2. "Circuit and CAD Techniques for Low Power Design," full day tutorial with co-presenter Anantha Chandrakasan, ACM/IEEE Design Automation Conference (DAC), June 2007
3. "Future Trends and Issues in DVS," full day tutorial with co-presenters Barry Pangrle, David Flynn, David Tamura, ACM/IEEE Design Automation Conference (DAC), June 2005
4. "Leakage Issues in IC Design: Trends, Estimation, Avoidance," embedded tutorial with co-presenter Anirudh Devgan, ACM/IEEE Asia-Pacific Design Automation Conference (ASP-DAC), January 2005
5. "Low Power Robust Computing," full day tutorial with co-presenters Todd Austin, Krisztián Flautner, Nam Sung Kim, Trevor Mudge, Dennis Sylvester, ACM/IEEE International Symposium on Microarchitecture (MICRO), November 2004
6. "Standby Leakage Analysis and Optimization Methods for VLSI Design," full day tutorial with co-presenters Anirudh Devgan, Siva Narendra, Farid Najm, ACM/IEEE International Conference on Computer Aided Design (ICCAD), November 2003
7. "Design for Manufacturing in the Sub-100nm Era," full day tutorial with co-presenters Louis Scheffer, Sani Nassif, Andrzej Strojwas, ACM/IEEE Design Automation Conference (DAC), June 2003
8. "Inductance Extraction and Modeling," half-day tutorial with co-presenters Shannon Morton, Phillip Restle, Claude Gauthier, IEEE International Solid-State Circuits Conference (ISSCC), February 2002
9. "On-Chip and Package Inductance Issues," half day tutorial with co-presenter Rajendran Panda, ACM/IEEE International Symposium on Quality Electronic Design (ISQED), March 2001
10. "Signal Integrity Analysis in High Performance Design," full day tutorial with co-presenters Anirudh Devgan, Abhijit Dharchoudhury, ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 1999
11. "Interconnect-Driven Performance Optimization for Deep Submicron Layout Systems," full day tutorial with co-presenters Jason Cong, Ren-Song Tsay, ACM/IEEE Design Automation Conference (DAC), June 1997

C. University Lectures and Seminars Presentations

1. "Razor: Power and Reliability Trade-Offs in DVS," Invited Presentation, India Institute of Technology (IIT) Mumbai, India, December 2004
2. "Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation," Invited Seminar, University of Delft, Netherlands, August 2004

3. "Dynamic Voltage Scaling Based on Timing Speculation," Invited Presentation, University of Arizona, October 2003
4. "Statistical Analysis of Circuit Performance," Distinguished Lecture Series, University of Toronto, April 2003
5. "Signal Integrity in High Performance Design," Center for Low Power Electronic Seminar Series, University of Arizona, February 2001
6. "Deep Submicron Issues in High Performance Designs," Microsystems Technology Laboratories Seminar Series, Massachusetts Institute of Technology, October, 2000
7. "CAD Challenges for High-Performance and Low-Power Processor Designs," Electrical and Computer Engineering Graduate Seminar, University of Illinois, Urbana-Champaign, February 1999
8. "Emerging Deep Submicron Issues in Industrial Designs," Electrical and Computer Engineering Graduate Seminar, Purdue University, February 1999

D. Industrial Invited Presentations

1. "Low Voltage Circuits for Ultra Low Energy Consumption," Qualcomm Corporation, San Diego, CA, May, 2007
2. "Energy Efficient Computation using Low Voltage Operation," Sun Microsystems, Santa Clara, CA, May, 2007
3. "Ultra Low Power Sensor Design using Extreme Voltage Scaling," Philips Research Laboratory, Eindhoven, Netherlands, August, 2006
4. "Low Power Sensor Design," Toyota Research Center, Detroit, MI, April, 2006
5. "Subthreshold Processor Design," Freescale Semiconductor, Austin, TX, January 2006
6. "Computer-Aided Design Methods for Nano-meter VLSI Designs," Intel Corporation, Strategic CAD Laboratory, Portland, OR, January 2006
7. "Advanced Circuit Design Techniques for Low-Power Design," Intel Corporation, Circuits Research Laboratory, Portland, OR, January 2006
8. "Subthreshold Design for Low Power Sensor Processors," ARM Ltd, Cambridge, England, December 2005.
9. "Razor: Low Power and Robust Design using DVS," Nvidia Design Corporation, San Jose, CA, November 2005
10. "Statistical Timing Analysis: Basic Principles and State-of-the-Art," CLK Design Automation, Boston, MA, October 2005
11. "Razor: Low Power and Robust Design using DVS," Freescale Semiconductor, Austin, TX, October 2005
12. "Statistical Performance Analysis and Optimization," Synopsys Inc, San Jose, CA, February 2005
13. "Circuit Analysis and Optimization Method for High-Performance Design," Intel Strategic Computer-Aided Design Laboratory, Portland, OR, December 2004
14. "Energy efficient computation using subthreshold operation," Intel Circuits Research Laboratory, Portland, Oregon, December 2004
15. "Razor Prototype Chip Results," ARM Ltd, Cambridge England, September 2004
16. "Subliminal Systems, the Final Computing Frontier," ARM Ltd, Cambridge England, September 2004

17. "Statistical Timing Analysis," LSI Logic Corporation, May 2004
18. "Analysis and Minimization Techniques for Subthreshold and Gate Oxide Leakage Current," Intel Circuits Research Laboratory, Portland, Oregon, January 2004
19. "Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation," Intel Circuits Research Laboratory, Portland, Oregon, January 2004
20. "Razor: Dynamic Voltage Scaling Based on Timing Speculation," IBM Austin Research Laboratory, Austin, Texas, October 2003
21. "Statistical Performance Analysis," Intel Timing Verification Seminar, Portland Oregon, June 2003
22. "Leakage Analysis for High-Speed Circuits," Intel Circuits Research Laboratory, Portland, Oregon, May 2003
23. "Statistical Timing Analysis," Magma Design Automation, December 2003
24. "Performance Analysis of Power-Supply Noise on High-Speed Circuits," Intel Strategic Computer-Aided Design Laboratory, Portland, Oregon, May 2003
25. "Leakage and Power Analysis for Deep-Submicron VLSI," Texas Instruments Corp., Dallas, Texas, April 2003
26. "Performance and Power Analysis in High-Performance VLSI Designs," Motorola Advanced Design Technology Group, Austin, Texas, February 2003
27. "Leakage Analysis and Reduction Methods," IBM Austin Research Laboratory, Austin, Texas, February 2003
28. "Statistical Timing Analysis for VLSI Design," IBM Design Automation Professional Interest Seminar, IBM T. J. Watson Research Center, York Town, New York, September 2002
29. "Variability in Chip-Level Performance Analysis," Intel Performance Verification Seminar, Intel Inc., Haifa, Israel, May 2002
30. "Signal Integrity Methods for Deep Submicron Design," Cadence Deep-Submicron Design Seminar, Cadence Berkeley Labs, Berkeley, California, December 2001
31. "Signal Integrity Issues in High-Performance Design," Motorola Internal Conference on Signal Integrity, Austin, Texas, October 2000
32. "Circuit Analysis Techniques," Motorola Timing Meeting, Motorola, Inc., Tel Aviv, Israel, April 2000

VII Professional Activities

A. Professional Societies

- Senior Member of the Institute of Electrical and Electronics Engineers (IEEE).
- Member of the Association of Computing Machinery (ACM).

B. Editor, Co-Editor, and Associate Editor Positions

- Associate editor, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, December 2003 - January 2006
- Co-guest editor, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, special issue on the Design Automation Conference, 2002
- Co-guest editor, *IEEE Design and Test of Computers*, special issue on the Design Automation Conference, 2002

- Co-guest editor, *IEEE Transactions on Very Large Scale Integration Systems (T-VLSI)*, special issue on Low Power Electronics, 1999

C. Conference and Workshop Chair Positions

- Panel Chair, ACM/IEEE Design Automation Conference (DAC), 2003
- Co-Chair, technical program committee, ACM/IEEE Design Automation Conference (DAC), 2002
- Co-Chair, technical program committee, ACM/IEEE Design Automation Conference (DAC), 2001
- General Co-Chair, ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2000
- Tutorial Chair, ACM/IEEE Design Automation Conference (DAC), 2000
- Co-Chair, technical program committee, ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 1999

D. Consulting

- Weil, Gotshal & Manges, Legal Consulting, 2008 - 2010
- Nascentric, Technical Consulting, 2008
- WilmerHale, Legal Consulting, 2007
- CLK Design Automation (CLK-DA), Technical Consulting, 2005 - 2008

E. Conference Organization

- Member, technical program committee, IEEE International Solid-State Circuits Conference (ISSCC), 2009
- Member, technical program committee, IEEE International Solid-State Circuits Conference (ISSCC), 2008
- Member, technical program committee, ACM/IEEE Workshop on Timing in Synthesis and Specification (TAU), 2007
- Member, technical program committee, IEEE International Solid-State Circuits Conference (ISSCC), 2007
- Member, executive committee, ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2006
- Member, technical program committee, IEEE International Solid-State Circuits Conference (ISSCC), 2006
- Member, technical program committee, ACM/IEEE Design Automation Conference (DAC), 2006
- Member, executive committee, ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2005
- Member, technical program committee, ACM/IEEE Design Automation Conference (DAC), 2005
- Member, technical program committee, ACM/IEEE Workshop on Timing in Synthesis and Specification (TAU), 2005
- Member, executive committee, ACM/IEEE International Symposium on Physical Design (ISPD), 2005
- Member, executive committee, ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2004

- Member, technical program committee, ACM/IEEE International Conference on Computer-Aided Design (ICCAD), 2004
- Member, technical program committee, ACM Workshop on Power-Aware Computer Systems (PACS), 2004
- Member, technical program committee, ACM/IEEE Workshop on Timing in Synthesis and Specification (TAU), 2004
- Member, technical program committee, ACM/IEEE International Symposium on Physical Design (ISPD), 2004
- Member, executive committee, ACM/IEEE Design Automation Conference (DAC), 2003
- Member, executive committee, ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2003
- Member, technical program committee, ACM/IEEE International Conference on Computer-Aided Design (ICCAD), 2003
- Member, technical program committee, ACM/IEEE International Symposium on Physical Design (ISPD), 2003
- Member, executive committee, ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2003
- Member, executive committee, ACM/IEEE Design Automation Conference (DAC), 2002
- Member, executive committee, ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2002
- Member, technical program committee, ACM/IEEE International Conference on Computer-Aided Design (ICCAD), 2002
- Member, technical program committee, ACM/IEEE International Symposium on Physical Design (ISPD), 2002
- Member, technical program committee, ACM/IEEE Design Automation and Test in Europe Conference (DATE), 2002
- Member, executive committee, ACM/IEEE Design Automation Conference (DAC), 2001
- Member, executive committee, ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2001
- Member, technical program committee, IEEE International Conference on Computer Design (ICCD), 2001
- Member, executive committee, ACM/IEEE Design Automation Conference (DAC), 2000
- Member, executive committee, ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2000
- Member, technical program committee, ACM/IEEE Design Automation Conference (DAC), 2000
- Member, technical program committee, IEEE International Conference on Computer Design (ICCD), 2000
- Member, technical program committee, ACM/IEEE Workshop on Timing in Synthesis and Specification (TAU), 2000
- Member, executive committee, ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 1999
- Member, technical program committee, ACM/IEEE Design Automation Conference (DAC), 1999

- Member, technical program committee, IEEE International Conference on Computer Design (ICCD), 1999
- Member, technical program committee, ACM/IEEE Workshop on Timing in Synthesis and Specification (TAU), 1999
- Member, technical program committee, ACM/IEEE Design Automation Conference (DAC), 1998
- Member, technical program committee, IEEE International Conference on Computer Design (ICCD), 1998
- Member, technical program committee, ACM/IEEE Workshop on Timing in Synthesis and Specification (TAU), 1998
- Member, technical program committee, ACM/IEEE Design Automation Conference (DAC), 1997

F. Refereeing and Reviewing

- NSF, SRC, Natural Science and Engineering Research Council of Canada (NSERC)
- IEEE , IEEE T-VLSI, ACM TODAES, IEEE D&T
- DAC, ICCAD, ISLPED, ICCD, ISPD, TAU, DATE, ISCAS, ISQED, PACS